HelenOS
HelenOS-doc
HelenOS-historic
Català-Valencià – Catalan
中文 – Chinese (Simplified)
中文 – Chinese (Traditional)
Česky – Czech
Dansk – Danish
Nederlands – Dutch
English – English
Suomi – Finnish
Français – French
Deutsch – German
עברית – Hebrew
हिंदी – Hindi
Magyar – Hungarian
Bahasa Indonesia – Indonesian
Italiano – Italian
日本語 – Japanese
한국어 – Korean
Македонски – Macedonian
मराठी – Marathi
Norsk – Norwegian
Polski – Polish
Português – Portuguese
Português – Portuguese (Brazil)
Русский – Russian
Slovenčina – Slovak
Slovenščina – Slovenian
Español – Spanish
Svenska – Swedish
Türkçe – Turkish
Українська – Ukrainian
Oëzbekcha – Uzbek
Subversion Repositories
HelenOS
(root)
/
branches
/
dd
/
kernel
/
arch
/
sparc64
/
src
/
mm
/
tlb.c
@ 4332
– Rev 4537
Rev
Show changed files
|
Details
|
Compare with Previous
|
Blame
|
RSS feed
Filtering Options
From rev
To rev
Max revs
Search history for
Show All
Rev
Age
Author
Path
Log message
Diff
4537
5618 d 6 h
trochtova
/branches/dd/
dd branch synchronized with trunk (revision 4536)
4420
5643 d 3 h
trochtova
/branches/dd/
dd branch synchronized with trunk (revision 4419)
4296
5677 d 23 h
trochtova
/branches/dd/
dd branch synchronized with trunk (revision 4295)
4055
5717 d 3 h
trochtova
/branches/dd/
changes in trunk (rev 4054) merged into dd branch
3022
6000 d 5 h
decky
/branches/dd/
device drivers branch
2745
6092 d 4 h
decky
/trunk/
code cleanup (mostly signed/unsigned)
allow extra compiler warnings
2462
6357 d 20 h
jermar
/trunk/kernel/
Replace gcc-specific __FUNCTION__ with C99 __func__.
suncc's xregs=no%float can be used only on sparc64.
2231
6416 d 0 h
jermar
/trunk/kernel/arch/sparc64/
Fix a nasty bug in the TLB miss handlers on sparc64.
After we no longer lock the kernel stack in the DTLB,
there is a real danger of nested DTLB misses. The nested
miss can very easily clobber the DTLB Tag Access register.
Therefore, the original miss may not read this register, but
it has to receive its value as an argument. The argument
value is saved in the trap table when it is guaranteed that
the nested TLB miss will not occur.
2141
6428 d 16 h
jermar
/trunk/
The Ultimate Solution To Illegal Virtual Aliases.
It is better to avoid them completely than to fight them.
Switch the sparc64 port to 16K pages. The TLBs and TSBs
continue to operate with 8K pages only. Page tables and
other generic parts operate with 16K pages.
Because the MMU doesn't support 16K directly, each 16K
page is emulated by a pair of 8K pages. With 16K pages,
illegal aliases cannot be created in 16K D-cache.
2134
6429 d 21 h
jermar
/trunk/kernel/
Reworked handling of illegal virtual aliases caused by frame reuse.
We moved the incomplete handling from backend's frame method to
backend's page_fault method. The page_fault method is the one that
can create an illegal alias if it writes the userspace frame using
kernel address with a different page color than the page to which is
this frame mapped in userspace. When we detect this, we do D-cache
shootdown on all processors (!!!).
If we add code that accesses userspace memory from kernel address
space, we will have to check for illegal virtual aliases at all such
places.
I tested this on a 4-way simulated E6500 and a real-world Ultra 5,
which has unfortunatelly only one processor.
This solves ticket #26.
2089
6487 d 3 h
decky
/trunk/
huge type system cleanup
remove cyclical type dependencies across multiple header files
many minor coding style fixes
2078
6493 d 23 h
jermar
/trunk/kernel/arch/sparc64/src/
When invalidating entire TLBs on sparc64, make sure to also invalidate any (locked) global entries.
This fixes Ticket #21.
Fix a comment in start.S stating that the kernel installs a global entry for itself. All entries installed by the kernel
are local to some memory context.
2071
6497 d 20 h
jermar
/trunk/
(c) versus (C)
2048
6529 d 21 h
jermar
/trunk/
Formatting and indentation changes.
2009
6541 d 19 h
jermar
/trunk/kernel/
Initial support for handling illegal virtual aliases on sparc64.
1996
6553 d 22 h
jermar
/trunk/kernel/
Add option to compile the sparc64 kernel without the TTE_CV bit support.
The bit is not used by default now.
Enabling it may theoretically lead to physical memory inconsistencies until code that
mitigates the problem is written.
1946
6587 d 17 h
jermar
/trunk/kernel/arch/sparc64/
sparc64 work.
- Improve panic screen on data_access_exception
by dumping contents of DSFSR and DSFAR.
- Change the FHC enable interrupt code to only
set the IMAP_V bit.
1905
6608 d 6 h
jermar
/trunk/kernel/arch/sparc64/src/
Small fixes.
The sparc64 kernel now compiles again even if not compiled with SMP support.
1891
6618 d 18 h
jermar
/trunk/kernel/
sparc64 work:
- Experimental support for TSB (Translation Storage Buffer).
1880
6626 d 19 h
jermar
/trunk/
Small improvements here and there.
←Prev
1
2
Next→
Show All