Rev |
Age |
Author |
Path |
Log message |
Diff |
940 |
6778 d 21 h |
jermar |
/kernel/trunk/ |
Get rid of unneeded macros.
Their functionality has been replaced by the ELF loader. |
|
938 |
6778 d 21 h |
jermar |
/kernel/trunk/ |
Basic support for loading ELF object files.
ia64, amd64, ia32 working.
mips32 requires some attention. |
|
935 |
6778 d 22 h |
vana |
/kernel/trunk/ |
Two frame stack (standard stack + RSE) on Itanium |
|
928 |
6779 d 3 h |
vana |
/kernel/trunk/ |
Itanium tlb_invalidate_all |
|
921 |
6781 d 22 h |
jermar |
/kernel/trunk/arch/ia64/ |
ia64 work.
Userspace is now working.
There is an unrelated show stopper, however. |
|
919 |
6782 d 3 h |
jermar |
/kernel/trunk/ |
ia64 work.
Changes to make userspace work (kernel part).
Use ski.conf from contrib directory to run Ski.
There is actually no appropriate syscall handler yet. |
|
915 |
6784 d 6 h |
jermar |
/kernel/trunk/arch/ia64/ |
ia64 work.
- Another item had to be allocated on stack to remember new value written to ar.bspstore.
Fix heavyweight interruption handler to calculate RSC.loadrs from the new value of ar.bspstore
instead from the old one.
Uncomment instructions switching ar.bspstore.
- Configure kernel with 512M of memory. |
|
912 |
6785 d 19 h |
jermar |
/kernel/trunk/ |
ia64 work.
ivt.S:
Detect userspace stack in heavyweight handler and switch to kernel stack.
Remember the old stack pointer.
As for register stack, kernel stack is assumed still.
Fix alignment issues that showed when STACK_ITEMS was odd.
Fix ld8 instruction that did subtraction of 8 instead of addition of 8.
scheduler.c:
Change before_thread_runs_arch() to calculate address of top of the stack
for the interrupt handler. |
|
911 |
6786 d 0 h |
jermar |
/kernel/trunk/arch/ia64/ |
ia64 work.
Change heavyweight interrupt handler to use bank 0 registers instead of AR.KR0 and AR.KR1.
This prevents userspace from the possibility to see what addresses are being used by kernel.
Store kernel stack address in bank 0 r23 instead of AR.KR7. Again, userspace will not be
able to read the address of its kernel stack.
Increase FRAME_SIZE to 64K as this is the first supported page size in which will fit
thread's combined register and memory stack. (RSE can write out as many as 16K.) |
|
910 |
6786 d 2 h |
bondari |
/kernel/trunk/ |
ELF framework for all archs. SPARC V9 not tested to compile. |
|
903 |
6788 d 22 h |
jermar |
/kernel/trunk/arch/ia64/ |
ia64 work.
Add code needed for running multiple address spaces and location of kernel stack
after switch from userspace. |
|
902 |
6790 d 3 h |
jermar |
/kernel/trunk/ |
ia64 work.
More capable TLB miss handlers.
The ia64 kernel now passes mm/mapping1 test.
Fix generic hash table to properly initialize lists.
Change page_ht() to properly initialize inserted PTE's.
Change format of generic page hash table PTE's. |
|
901 |
6790 d 5 h |
jermar |
/kernel/trunk/arch/ |
ia64 work.
Provide PA2KA(identity) mapping for kernel data references via Alternate Data TLB Fault handler.
Add before_thread_runs_arch() that maps kstack, if necessary.
Add easy to use dtlb_mapping_insert() for comfortable insertion of kernel data mappings. |
|
900 |
6790 d 22 h |
jermar |
/kernel/trunk/arch/ia64/ |
ia64 work.
Proper TLB fault handlers' headers and prototypes.
PFN 0 needs no longer be marked unavailable to frame allocator. |
|
899 |
6790 d 23 h |
jermar |
/kernel/trunk/arch/ |
ia64 work.
Add dummy TLB fault handlers.
Improve code reuse in arch/mm/tlb.c. |
|
879 |
6793 d 21 h |
vana |
/kernel/trunk/arch/ia64/ |
Itanium kernel page extended to maximum (256M) repaired RR manipulation functions, paging setuping function and added some comments. |
|
871 |
6796 d 16 h |
vana |
/kernel/trunk/arch/ia64/include/ |
C version of Itanium FADDR() |
|
870 |
6796 d 16 h |
vana |
/kernel/trunk/arch/ia64/ |
Removed forgoten debug function and reverted my mistake |
|
869 |
6796 d 16 h |
vana |
/kernel/trunk/ |
Uaaaaaaa ;-) Itanium Paging !!!!!! ;-) |
|
819 |
6810 d 19 h |
vana |
/kernel/trunk/arch/ia64/ |
TR tlb filling functions |
|
818 |
6810 d 23 h |
vana |
/kernel/trunk/arch/ia64/ |
IA-64 TLB filling functions for dynamic tlb filling (TC tlb). |
|
815 |
6811 d 3 h |
jermar |
/kernel/trunk/ |
Fix sparc64 and ia64 to work with the changed frame allocator.
Fix ppc32 to at least compile. |
|
792 |
6813 d 2 h |
jermar |
/kernel/trunk/ |
Page hash table architectures now use generic hash table to manage
mappings. |
|
763 |
6817 d 1 h |
jermar |
/kernel/trunk/ |
Modify frame.h to use shifting instead of multiplication and division.
Define FRAME_WIDTH for all architectures. |
|
756 |
6818 d 16 h |
jermar |
/kernel/trunk/ |
Memory management work.
Remove the last (i.e. 'root') argument from page_mapping_insert() and page_mapping_find().
Page table address is now extracted from the first (i.e. 'as') argument.
Add a lot of infrastructure to make the above possible.
sparc64 is now broken, most likely because of insufficient identity mapping of physical memory. |
|
753 |
6819 d 23 h |
jermar |
/kernel/trunk/ |
Convert ASID management of ia64 to ASID FIFO mechanism.
18-bit RIDs are supported. |
|
751 |
6820 d 2 h |
jermar |
/kernel/trunk/arch/ia64/ |
Fix initialization of pta.base on ia64. |
|
749 |
6821 d 23 h |
jermar |
/kernel/trunk/arch/ia64/ |
ia64 virtual address translation subsystem update. |
|
748 |
6823 d 0 h |
jermar |
/kernel/trunk/arch/ia64/ |
First HT_HASH_ARCH implementation for ia64. |
|
747 |
6823 d 17 h |
jermar |
/kernel/trunk/ |
ia64 work.
Add nice wrappers for thash and ttag instructions.
Add nice wrappers for accessing reion registers and PTA.
Fix set_vhpt_environment().
Allocate and initialize page_ht (a.k.a. VHPT).
Add missing header to sparc64.
Remove excessive header from debug.h. |
|
746 |
6824 d 2 h |
jermar |
/kernel/trunk/ |
Page hash table modifications. |
|
741 |
6825 d 19 h |
jermar |
/kernel/trunk/ |
Unlock address space prior TLB shootdown in get_asid() to unify
the locking order among mips32, sparc64 and ia64.
Add ASID_STEALING_ENABLED macro to disable the stealing part on ia64
in a clean way. |
|
740 |
6826 d 1 h |
jermar |
/kernel/trunk/ |
ia64 ASID management code (not tested). |
|
730 |
6828 d 22 h |
jermar |
/kernel/trunk/ |
Finalize ASID management for sparc64 and mips32 by making use of FIFO queue of ASIDs. |
|
727 |
6830 d 18 h |
jermar |
/kernel/trunk/ |
New ASID management subsystem (initial work, more is required).
Some TLB invalidation changes. |
|
715 |
6834 d 22 h |
vana |
/kernel/trunk/arch/ia64/ |
VHPT setup to be able to use ttag and thash instructions |
|
710 |
6835 d 0 h |
vana |
/kernel/trunk/arch/ia64/include/mm/ |
VHPT entry |
|
703 |
6837 d 3 h |
jermar |
/kernel/trunk/ |
Memory management work.
- vm.* -> as.* (as like address space is, imho, more fitting)
- Don't do TLB shootdown on vm_install(). Some architectures only need to call tlb_invalidate_asid().
- Don't allocate all frames for as_area in as_area_create(), but let them be allocated on-demand by as_page_fault().
- Add high-level page fault handler as_page_fault().
- Add as_area_load_mapping(). |
|
699 |
6840 d 3 h |
jermar |
/kernel/trunk/ |
Memory management work.
Proto-interface and dummy implementation of generic page hash table subsytem. |
|
691 |
6841 d 23 h |
jermar |
/kernel/trunk/arch/ |
Cleanup. |
|