Rev 3707 | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
| Rev 3707 | Rev 4016 | ||
|---|---|---|---|
| Line 46... | Line 46... | ||
| 46 | 46 | ||
| 47 | /* |
47 | /* |
| 48 | * Identification of CPUs. |
48 | * Identification of CPUs. |
| 49 | * Contains only non-MP-Specification specific SMP code. |
49 | * Contains only non-MP-Specification specific SMP code. |
| 50 | */ |
50 | */ |
| 51 | #define AMD_CPUID_EBX 0x68747541 |
51 | #define AMD_CPUID_EBX 0x68747541 |
| 52 | #define AMD_CPUID_ECX 0x444d4163 |
52 | #define AMD_CPUID_ECX 0x444d4163 |
| 53 | #define AMD_CPUID_EDX 0x69746e65 |
53 | #define AMD_CPUID_EDX 0x69746e65 |
| 54 | 54 | ||
| 55 | #define INTEL_CPUID_EBX 0x756e6547 |
55 | #define INTEL_CPUID_EBX 0x756e6547 |
| 56 | #define INTEL_CPUID_ECX 0x6c65746e |
56 | #define INTEL_CPUID_ECX 0x6c65746e |
| 57 | #define INTEL_CPUID_EDX 0x49656e69 |
57 | #define INTEL_CPUID_EDX 0x49656e69 |
| 58 | 58 | ||
| 59 | 59 | ||
| 60 | enum vendor { |
60 | enum vendor { |
| 61 | VendorUnknown=0, |
61 | VendorUnknown = 0, |
| 62 | VendorAMD, |
62 | VendorAMD, |
| 63 | VendorIntel |
63 | VendorIntel |
| 64 | }; |
64 | }; |
| 65 | 65 | ||
| 66 | static char *vendor_str[] = { |
66 | static char *vendor_str[] = { |
| Line 70... | Line 70... | ||
| 70 | }; |
70 | }; |
| 71 | 71 | ||
| 72 | void fpu_disable(void) |
72 | void fpu_disable(void) |
| 73 | { |
73 | { |
| 74 | asm volatile ( |
74 | asm volatile ( |
| 75 | "mov %%cr0,%%eax;" |
75 | "mov %%cr0, %%eax\n" |
| 76 | "or $8,%%eax;" |
76 | "or $8, %%eax\n" |
| 77 | "mov %%eax,%%cr0;" |
77 | "mov %%eax, %%cr0\n" |
| 78 | : |
- | |
| 79 | : |
- | |
| 80 | : "%eax" |
78 | ::: "%eax" |
| 81 | ); |
79 | ); |
| 82 | } |
80 | } |
| 83 | 81 | ||
| 84 | void fpu_enable(void) |
82 | void fpu_enable(void) |
| 85 | { |
83 | { |
| 86 | asm volatile ( |
84 | asm volatile ( |
| 87 | "mov %%cr0,%%eax;" |
85 | "mov %%cr0, %%eax\n" |
| 88 | "and $0xffFFffF7,%%eax;" |
86 | "and $0xffFFffF7, %%eax\n" |
| 89 | "mov %%eax,%%cr0;" |
87 | "mov %%eax,%%cr0\n" |
| 90 | : |
- | |
| 91 | : |
- | |
| 92 | : "%eax" |
88 | ::: "%eax" |
| 93 | ); |
89 | ); |
| 94 | } |
90 | } |
| 95 | 91 | ||
| 96 | void cpu_arch_init(void) |
92 | void cpu_arch_init(void) |
| 97 | { |
93 | { |
| 98 | cpuid_feature_info fi; |
94 | cpuid_feature_info fi; |
| Line 100... | Line 96... | ||
| 100 | cpu_info_t info; |
96 | cpu_info_t info; |
| 101 | uint32_t help = 0; |
97 | uint32_t help = 0; |
| 102 | 98 | ||
| 103 | CPU->arch.tss = tss_p; |
99 | CPU->arch.tss = tss_p; |
| 104 | CPU->arch.tss->iomap_base = &CPU->arch.tss->iomap[0] - ((uint8_t *) CPU->arch.tss); |
100 | CPU->arch.tss->iomap_base = &CPU->arch.tss->iomap[0] - ((uint8_t *) CPU->arch.tss); |
| 105 | 101 | ||
| 106 | CPU->fpu_owner = NULL; |
102 | CPU->fpu_owner = NULL; |
| 107 | 103 | ||
| 108 | cpuid(1, &info); |
104 | cpuid(1, &info); |
| 109 | 105 | ||
| 110 | fi.word = info.cpuid_edx; |
106 | fi.word = info.cpuid_edx; |
| 111 | efi.word = info.cpuid_ecx; |
107 | efi.word = info.cpuid_ecx; |
| 112 | 108 | ||
| 113 | if (fi.bits.fxsr) |
109 | if (fi.bits.fxsr) |
| 114 | fpu_fxsr(); |
110 | fpu_fxsr(); |
| 115 | else |
111 | else |
| 116 | fpu_fsr(); |
112 | fpu_fsr(); |
| 117 | 113 | ||
| 118 | if (fi.bits.sse) { |
114 | if (fi.bits.sse) { |
| 119 | asm volatile ( |
115 | asm volatile ( |
| 120 | "mov %%cr4,%0\n" |
116 | "mov %%cr4, %[help]\n" |
| 121 | "or %1,%0\n" |
117 | "or %[mask], %[help]\n" |
| 122 | "mov %0,%%cr4\n" |
118 | "mov %[help], %%cr4\n" |
| 123 | : "+r" (help) |
119 | : [help] "+r" (help) |
| 124 | : "i" (CR4_OSFXSR_MASK|(1<<10)) |
120 | : [mask] "i" (CR4_OSFXSR_MASK | (1 << 10)) |
| 125 | ); |
121 | ); |
| 126 | } |
122 | } |
| 127 | 123 | ||
| 128 | /* Setup fast SYSENTER/SYSEXIT syscalls */ |
124 | /* Setup fast SYSENTER/SYSEXIT syscalls */ |
| 129 | syscall_setup_cpu(); |
125 | syscall_setup_cpu(); |