Subversion Repositories HelenOS

Rev

Rev 2465 | Rev 3071 | Go to most recent revision | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed

Rev 2465 Rev 2467
Line 54... Line 54...
54 
 
 54 
 
55 
/*
 55 
/*
56 
 * Implementation of generic 4-level page table interface.
 56 
 * Implementation of generic 4-level page table interface.
57 
 * IA-32 has 2-level page tables, so PTL1 and PTL2 are left out.
 57 
 * IA-32 has 2-level page tables, so PTL1 and PTL2 are left out.
58 
 */
 58 
 */
- 
 
 59 
 
- 
 
 60 
/* Number of entries in each level. */
59 
#define PTL0_ENTRIES_ARCH   1024
 61 
#define PTL0_ENTRIES_ARCH   1024
60 
#define PTL1_ENTRIES_ARCH   0
 62 
#define PTL1_ENTRIES_ARCH   0
61 
#define PTL2_ENTRIES_ARCH   0
 63 
#define PTL2_ENTRIES_ARCH   0
62 
#define PTL3_ENTRIES_ARCH   1024
 64 
#define PTL3_ENTRIES_ARCH   1024
63 
 
 65 
 
- 
 
 66 
/* Page table sizes for each level. */
64 
#define PTL0_SIZE_ARCH       ONE_FRAME
 67 
#define PTL0_SIZE_ARCH      ONE_FRAME
65 
#define PTL1_SIZE_ARCH       0
 68 
#define PTL1_SIZE_ARCH      0
66 
#define PTL2_SIZE_ARCH       0
 69 
#define PTL2_SIZE_ARCH      0
67 
#define PTL3_SIZE_ARCH       ONE_FRAME
 70 
#define PTL3_SIZE_ARCH      ONE_FRAME
68 
 
 71 
 
- 
 
 72 
/* Macros calculating indices for each level. */
69 
#define PTL0_INDEX_ARCH(vaddr)  (((vaddr) >> 22) & 0x3ff)
 73 
#define PTL0_INDEX_ARCH(vaddr)  (((vaddr) >> 22) & 0x3ff)
70 
#define PTL1_INDEX_ARCH(vaddr)  0
 74 
#define PTL1_INDEX_ARCH(vaddr)  0
71 
#define PTL2_INDEX_ARCH(vaddr)  0
 75 
#define PTL2_INDEX_ARCH(vaddr)  0
72 
#define PTL3_INDEX_ARCH(vaddr)  (((vaddr) >> 12) & 0x3ff)
 76 
#define PTL3_INDEX_ARCH(vaddr)  (((vaddr) >> 12) & 0x3ff)
73 
 
 77 
 
- 
 
 78 
/* Get PTE address accessors for each level. */
- 
 
 79 
#define GET_PTL1_ADDRESS_ARCH(ptl0, i) \
74 
#define GET_PTL1_ADDRESS_ARCH(ptl0, i)      ((pte_t *)((((pte_t *)(ptl0))[(i)].frame_address) << 12))
 80 
    ((pte_t *) ((((pte_t *) (ptl0))[(i)].frame_address) << 12))
75 
#define GET_PTL2_ADDRESS_ARCH(ptl1, i)      (ptl1)
 81 
#define GET_PTL2_ADDRESS_ARCH(ptl1, i) \
- 
 
 82 
    (ptl1)
76 
#define GET_PTL3_ADDRESS_ARCH(ptl2, i)      (ptl2)
 83 
#define GET_PTL3_ADDRESS_ARCH(ptl2, i) \
- 
 
 84 
    (ptl2)
- 
 
 85 
#define GET_FRAME_ADDRESS_ARCH(ptl3, i) \
77 
#define GET_FRAME_ADDRESS_ARCH(ptl3, i)     ((uintptr_t)((((pte_t *)(ptl3))[(i)].frame_address) << 12))
 86 
    ((uintptr_t) ((((pte_t *) (ptl3))[(i)].frame_address) << 12))
78 
 
 87 
 
- 
 
 88 
/* Set PTE address accessors for each level. */
- 
 
 89 
#define SET_PTL0_ADDRESS_ARCH(ptl0) \
- 
 
 90 
    (write_cr3((uintptr_t) (ptl0)))
79 
#define SET_PTL0_ADDRESS_ARCH(ptl0)     (write_cr3((uintptr_t) (ptl0)))
 91 
#define SET_PTL1_ADDRESS_ARCH(ptl0, i, a) \
80 
#define SET_PTL1_ADDRESS_ARCH(ptl0, i, a)   (((pte_t *)(ptl0))[(i)].frame_address = (a)>>12)
 92 
    (((pte_t *) (ptl0))[(i)].frame_address = (a) >> 12)
81 
#define SET_PTL2_ADDRESS_ARCH(ptl1, i, a)
 93 
#define SET_PTL2_ADDRESS_ARCH(ptl1, i, a)
82 
#define SET_PTL3_ADDRESS_ARCH(ptl2, i, a)
 94 
#define SET_PTL3_ADDRESS_ARCH(ptl2, i, a)
- 
 
 95 
#define SET_FRAME_ADDRESS_ARCH(ptl3, i, a) \
83 
#define SET_FRAME_ADDRESS_ARCH(ptl3, i, a)  (((pte_t *)(ptl3))[(i)].frame_address = (a)>>12)
 96 
    (((pte_t *) (ptl3))[(i)].frame_address = (a) >> 12)
84 
 
 97 
 
- 
 
 98 
/* Get PTE flags accessors for each level. */
- 
 
 99 
#define GET_PTL1_FLAGS_ARCH(ptl0, i) \
85 
#define GET_PTL1_FLAGS_ARCH(ptl0, i)        get_pt_flags((pte_t *)(ptl0), (index_t)(i))
 100 
    get_pt_flags((pte_t *) (ptl0), (index_t) (i))
86 
#define GET_PTL2_FLAGS_ARCH(ptl1, i)        PAGE_PRESENT
 101 
#define GET_PTL2_FLAGS_ARCH(ptl1, i) \
- 
 
 102 
    PAGE_PRESENT
87 
#define GET_PTL3_FLAGS_ARCH(ptl2, i)        PAGE_PRESENT
 103 
#define GET_PTL3_FLAGS_ARCH(ptl2, i) \
- 
 
 104 
    PAGE_PRESENT
- 
 
 105 
#define GET_FRAME_FLAGS_ARCH(ptl3, i) \
88 
#define GET_FRAME_FLAGS_ARCH(ptl3, i)       get_pt_flags((pte_t *)(ptl3), (index_t)(i))
 106 
    get_pt_flags((pte_t *) (ptl3), (index_t) (i))
89 
 
 107 
 
- 
 
 108 
/* Set PTE flags accessors for each level. */
- 
 
 109 
#define SET_PTL1_FLAGS_ARCH(ptl0, i, x) \
90 
#define SET_PTL1_FLAGS_ARCH(ptl0, i, x)     set_pt_flags((pte_t *)(ptl0), (index_t)(i), (x))
 110 
    set_pt_flags((pte_t *) (ptl0), (index_t) (i), (x))
91 
#define SET_PTL2_FLAGS_ARCH(ptl1, i, x)
 111 
#define SET_PTL2_FLAGS_ARCH(ptl1, i, x)
92 
#define SET_PTL3_FLAGS_ARCH(ptl2, i, x)
 112 
#define SET_PTL3_FLAGS_ARCH(ptl2, i, x)
- 
 
 113 
#define SET_FRAME_FLAGS_ARCH(ptl3, i, x) \
93 
#define SET_FRAME_FLAGS_ARCH(ptl3, i, x)    set_pt_flags((pte_t *)(ptl3), (index_t)(i), (x))
 114 
    set_pt_flags((pte_t *) (ptl3), (index_t) (i), (x))
94 
 
 115 
 
- 
 
 116 
/* Macros for querying the last level entries. */
- 
 
 117 
#define PTE_VALID_ARCH(p) \
95 
#define PTE_VALID_ARCH(p)           (*((uint32_t *) (p)) != 0)
 118 
    (*((uint32_t *) (p)) != 0)
96 
#define PTE_PRESENT_ARCH(p)         ((p)->present != 0)
 119 
#define PTE_PRESENT_ARCH(p) \
- 
 
 120 
    ((p)->present != 0)
- 
 
 121 
#define PTE_GET_FRAME_ARCH(p) \
97 
#define PTE_GET_FRAME_ARCH(p)           ((p)->frame_address << FRAME_WIDTH)
 122 
    ((p)->frame_address << FRAME_WIDTH)
98 
#define PTE_WRITABLE_ARCH(p)            ((p)->writeable != 0)
 123 
#define PTE_WRITABLE_ARCH(p) \
- 
 
 124 
    ((p)->writeable != 0)
99 
#define PTE_EXECUTABLE_ARCH(p)          1
 125 
#define PTE_EXECUTABLE_ARCH(p)          1
100 
 
 126 
 
101 
#ifndef __ASM__
 127 
#ifndef __ASM__
102 
 
 128 
 
103 
#include <mm/mm.h>
 129 
#include <mm/mm.h>
104 
#include <arch/interrupt.h>
 130 
#include <arch/interrupt.h>
105 
 
 131 
 
106 
/* Page fault error codes. */
 132 
/* Page fault error codes. */
107 
 
 133 
 
108 
/** When bit on this position is 0, the page fault was caused by a not-present page. */
 134 
/** When bit on this position is 0, the page fault was caused by a not-present
- 
 
 135 
 * page.
- 
 
 136 
 */
109 
#define PFERR_CODE_P        (1 << 0)
 137 
#define PFERR_CODE_P        (1 << 0)
110 
 
 138 
 
111 
/** When bit on this position is 1, the page fault was caused by a write. */
 139 
/** When bit on this position is 1, the page fault was caused by a write. */
112 
#define PFERR_CODE_RW       (1 << 1)
 140 
#define PFERR_CODE_RW       (1 << 1)
113 
 
 141 
 
Line 119... Line 147...
119 
 
 147 
 
120 
static inline int get_pt_flags(pte_t *pt, index_t i)
 148 
static inline int get_pt_flags(pte_t *pt, index_t i)
121 
{
 149 
{
122 
    pte_t *p = &pt[i];
 150 
    pte_t *p = &pt[i];
123 
   
 151 
   
124 
    return (
 - 
 
125 
        (!p->page_cache_disable) << PAGE_CACHEABLE_SHIFT |
 152 
    return ((!p->page_cache_disable) << PAGE_CACHEABLE_SHIFT |
126 
        (!p->present) << PAGE_PRESENT_SHIFT |
 153 
        (!p->present) << PAGE_PRESENT_SHIFT |
127 
        p->uaccessible << PAGE_USER_SHIFT |
 154 
        p->uaccessible << PAGE_USER_SHIFT |
128 
        1<<PAGE_READ_SHIFT |
 155 
        1 << PAGE_READ_SHIFT |
129 
        p->writeable << PAGE_WRITE_SHIFT |
 156 
        p->writeable << PAGE_WRITE_SHIFT |
130 
        1<<PAGE_EXEC_SHIFT |
 157 
        1 << PAGE_EXEC_SHIFT |
131 
        p->global << PAGE_GLOBAL_SHIFT
 158 
        p->global << PAGE_GLOBAL_SHIFT);
132 
    );
 - 
 
133 
}
 159 
}
134 
 
 160 
 
135 
static inline void set_pt_flags(pte_t *pt, index_t i, int flags)
 161 
static inline void set_pt_flags(pte_t *pt, index_t i, int flags)
136 
{
 162 
{
137 
    pte_t *p = &pt[i];
 163 
    pte_t *p = &pt[i];
Line 141... Line 167...
141 
    p->uaccessible = (flags & PAGE_USER) != 0;
 167 
    p->uaccessible = (flags & PAGE_USER) != 0;
142 
    p->writeable = (flags & PAGE_WRITE) != 0;
 168 
    p->writeable = (flags & PAGE_WRITE) != 0;
143 
    p->global = (flags & PAGE_GLOBAL) != 0;
 169 
    p->global = (flags & PAGE_GLOBAL) != 0;
144 
   
 170 
   
145 
    /*
 171 
    /*
146 
     * Ensure that there is at least one bit set even if the present bit is cleared.
 172 
     * Ensure that there is at least one bit set even if the present bit is
- 
 
 173 
     * cleared.
147 
     */
 174 
     */
148 
    p->soft_valid = true;
 175 
    p->soft_valid = true;
149 
}
 176 
}
150 
 
 177 
 
151 
extern void page_arch_init(void);
 178 
extern void page_arch_init(void);