Rev 566 | Rev 592 | Go to most recent revision | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 566 | Rev 568 | ||
---|---|---|---|
Line 34... | Line 34... | ||
34 | @ "athlon-xp" Athlon XP |
34 | @ "athlon-xp" Athlon XP |
35 | @ "athlon-mp" Athlon MP |
35 | @ "athlon-mp" Athlon MP |
36 | @ "prescott" Prescott |
36 | @ "prescott" Prescott |
37 | ! [ARCH=ia32] IA32_CPU (choice) |
37 | ! [ARCH=ia32] IA32_CPU (choice) |
38 | 38 | ||
39 | # Support for SMP |
- | |
40 | ! CONFIG_SMP (y/n) |
- | |
41 | - | ||
42 | # Improved support for hyperthreading |
- | |
43 | ! [(ARCH=ia32|ARCH=amd64)&CONFIG_SMP=y] CONFIG_HT (y/n) |
- | |
44 | - | ||
45 | # Lazy FPU context switching |
- | |
46 | ! CONFIG_FPU_LAZY (y/n) |
- | |
47 | - | ||
48 | # MIPS Machine Type |
39 | # MIPS Machine Type |
49 | @ "msim" MSIM Simulator |
40 | @ "msim" MSIM Simulator |
50 | @ "msim4kc" MSIM Simulator with 4kc instruction set |
- | |
51 | @ "simics" Virtutech Simics simulator |
41 | @ "simics" Virtutech Simics simulator |
52 | @ "lgxemul" GXEmul Little Endian |
42 | @ "lgxemul" GXEmul Little Endian |
53 | @ "bgxemul" GXEmul Big Endian |
43 | @ "bgxemul" GXEmul Big Endian |
54 | @ "indy" SGI Indy |
44 | @ "indy" SGI Indy |
55 | ! [ARCH=mips32] MIPS_MACHINE (choice) |
45 | ! [ARCH=mips32] MIPS_MACHINE (choice) |
56 | 46 | ||
- | 47 | # Support for SMP |
|
- | 48 | ! [ARCH=ia32|ARCH=amd64] CONFIG_SMP (y/n) |
|
- | 49 | ||
- | 50 | # Improved support for hyperthreading |
|
- | 51 | ! [(ARCH=ia32|ARCH=amd64)&CONFIG_SMP=y] CONFIG_HT (y/n) |
|
- | 52 | ||
- | 53 | # Lazy FPU context switching |
|
- | 54 | ! [(ARCH=mips32&MIPS_MACHINE!=msim)|ARCH=amd64|ARCH=ia32] CONFIG_FPU_LAZY (y/n) |
|
- | 55 | ||
57 | ## Debugging configuration directives |
56 | ## Debugging configuration directives |
58 | 57 | ||
59 | # General debuging and assert checking |
58 | # General debuging and assert checking |
60 | ! CONFIG_DEBUG (y/n) |
59 | ! CONFIG_DEBUG (y/n) |
61 | 60 | ||
Line 76... | Line 75... | ||
76 | @ "synch/rwlock5" Read write test 5 |
75 | @ "synch/rwlock5" Read write test 5 |
77 | @ "synch/semaphore1" Semaphore test 1 |
76 | @ "synch/semaphore1" Semaphore test 1 |
78 | @ "synch/semaphore2" Sempahore test 2 |
77 | @ "synch/semaphore2" Sempahore test 2 |
79 | @ [ARCH=ia32|ARCH=amd64] "fpu/fpu1" Intel fpu test 1 |
78 | @ [ARCH=ia32|ARCH=amd64] "fpu/fpu1" Intel fpu test 1 |
80 | @ [ARCH=ia32|ARCH=amd64] "fpu/sse1" Intel Sse test 1 |
79 | @ [ARCH=ia32|ARCH=amd64] "fpu/sse1" Intel Sse test 1 |
81 | @ [ARCH=mips32&MIPS_MACHINE!=msim&MIPS_MACHINE!=msim4kc] "fpu/mips1" Mips FPU test 1 |
80 | @ [ARCH=mips32&MIPS_MACHINE!=msim] "fpu/mips1" Mips FPU test 1 |
82 | @ "print/print1" Printf test 1 |
81 | @ "print/print1" Printf test 1 |
83 | @ "thread/trhead1" Thread test 1 |
82 | @ "thread/trhead1" Thread test 1 |
84 | @ "mm/mapping1" Mapping test 1 |
83 | @ "mm/mapping1" Mapping test 1 |
85 | ! CONFIG_TEST (choice) |
84 | ! CONFIG_TEST (choice) |