Rev 1201 | Rev 1256 | Go to most recent revision | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
| Rev 1201 | Rev 1255 | ||
|---|---|---|---|
| Line 45... | Line 45... | ||
| 45 | void before_task_runs_arch(void) |
45 | void before_task_runs_arch(void) |
| 46 | { |
46 | { |
| 47 | count_t bits; |
47 | count_t bits; |
| 48 | ptr_16_64_t cpugdtr; |
48 | ptr_16_64_t cpugdtr; |
| 49 | descriptor_t *gdt_p; |
49 | descriptor_t *gdt_p; |
| - | 50 | tss_descriptor_t *tss_desc; |
|
| 50 | 51 | ||
| 51 | /* |
52 | /* |
| 52 | * Switch the I/O Permission Bitmap, if necessary. |
53 | * Switch the I/O Permission Bitmap, if necessary. |
| 53 | */ |
54 | */ |
| 54 | 55 | ||
| Line 59... | Line 60... | ||
| 59 | 60 | ||
| 60 | ASSERT(TASK->arch.iomap.map); |
61 | ASSERT(TASK->arch.iomap.map); |
| 61 | bitmap_initialize(&iomap, CPU->arch.tss->iomap, TSS_IOMAP_SIZE * 8); |
62 | bitmap_initialize(&iomap, CPU->arch.tss->iomap, TSS_IOMAP_SIZE * 8); |
| 62 | bitmap_copy(&iomap, &TASK->arch.iomap, TASK->arch.iomap.bits); |
63 | bitmap_copy(&iomap, &TASK->arch.iomap, TASK->arch.iomap.bits); |
| 63 | /* |
64 | /* |
| 64 | * It is safe to set the trailing four bits because of the extra |
65 | * It is safe to set the trailing eight bits because of the extra |
| 65 | * convenience byte in TSS_IOMAP_SIZE. |
66 | * convenience byte in TSS_IOMAP_SIZE. |
| 66 | */ |
67 | */ |
| 67 | bitmap_set_range(&iomap, TASK->arch.iomap.bits, 4); |
68 | bitmap_set_range(&iomap, TASK->arch.iomap.bits, 8); |
| 68 | } |
69 | } |
| 69 | spinlock_unlock(&TASK->lock); |
70 | spinlock_unlock(&TASK->lock); |
| 70 | 71 | ||
| 71 | /* Second, adjust TSS segment limit. */ |
72 | /* Second, adjust TSS segment limit. */ |
| 72 | gdtr_store(&cpugdtr); |
73 | gdtr_store(&cpugdtr); |
| 73 | gdt_p = (descriptor_t *) cpugdtr.base; |
74 | gdt_p = (descriptor_t *) cpugdtr.base; |
| 74 | gdt_tss_setlimit(&gdt_p[TSS_DES], TSS_BASIC_SIZE + BITS2BYTES(bits) - 1); |
75 | gdt_tss_setlimit(&gdt_p[TSS_DES], TSS_BASIC_SIZE + BITS2BYTES(bits) - 1); |
| 75 | gdtr_load(&cpugdtr); |
76 | gdtr_load(&cpugdtr); |
| - | 77 | ||
| - | 78 | /* |
|
| - | 79 | * Before we load new TSS limit, the current TSS descriptor |
|
| - | 80 | * type must be changed to describe inactive TSS. |
|
| - | 81 | */ |
|
| - | 82 | tss_desc = (tss_descriptor_t *) &gdt_p[TSS_DES]; |
|
| - | 83 | tss_desc->type = AR_TSS; |
|
| - | 84 | tr_load(gdtselector(TSS_DES)); |
|
| 76 | } |
85 | } |
| 77 | 86 | ||
| 78 | /** Perform amd64 specific tasks needed before the new thread is scheduled. */ |
87 | /** Perform amd64 specific tasks needed before the new thread is scheduled. */ |
| 79 | void before_thread_runs_arch(void) |
88 | void before_thread_runs_arch(void) |
| 80 | { |
89 | { |