Rev 1705 | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
| Rev 1705 | Rev 1780 | ||
|---|---|---|---|
| Line 184... | Line 184... | ||
| 184 | * part can be set only in CPL0 mode. |
184 | * part can be set only in CPL0 mode. |
| 185 | * |
185 | * |
| 186 | * The specs say, that on %fs:0 there is stored contents of %fs register, |
186 | * The specs say, that on %fs:0 there is stored contents of %fs register, |
| 187 | * we need not to go to CPL0 to read it. |
187 | * we need not to go to CPL0 to read it. |
| 188 | */ |
188 | */ |
| 189 | __native sys_tls_set(__native addr) |
189 | unative_t sys_tls_set(unative_t addr) |
| 190 | { |
190 | { |
| 191 | THREAD->arch.tls = addr; |
191 | THREAD->arch.tls = addr; |
| 192 | write_msr(AMD_MSR_FS, addr); |
192 | write_msr(AMD_MSR_FS, addr); |
| 193 | return 0; |
193 | return 0; |
| 194 | } |
194 | } |