Rev 3743 | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 3743 | Rev 3862 | ||
---|---|---|---|
Line 33... | Line 33... | ||
33 | */ |
33 | */ |
34 | 34 | ||
35 | #ifndef KERN_sparc64_TSB_H_ |
35 | #ifndef KERN_sparc64_TSB_H_ |
36 | #define KERN_sparc64_TSB_H_ |
36 | #define KERN_sparc64_TSB_H_ |
37 | 37 | ||
38 | /* |
- | |
39 | * ITSB abd DTSB will claim 64K of memory, which |
- | |
40 | * is a nice number considered that it is one of |
- | |
41 | * the page sizes supported by hardware, which, |
- | |
42 | * again, is nice because TSBs need to be locked |
- | |
43 | * in TLBs - only one TLB entry will do. |
- | |
44 | */ |
- | |
45 | #define TSB_SIZE 2 /* when changing this, change |
- | |
46 | * as.c as well */ |
- | |
47 | #define ITSB_ENTRY_COUNT (512 * (1 << TSB_SIZE)) |
- | |
48 | #define DTSB_ENTRY_COUNT (512 * (1 << TSB_SIZE)) |
- | |
49 | - | ||
50 | #define TSB_TAG_TARGET_CONTEXT_SHIFT 48 |
- | |
51 | - | ||
52 | #ifndef __ASM__ |
38 | #if defined (SUN4U) |
53 | - | ||
54 | #include <arch/mm/sun4u/tte.h> |
39 | #include <arch/mm/sun4u/tsb.h> |
55 | #include <arch/mm/sun4u/mmu.h> |
- | |
56 | #include <arch/types.h> |
- | |
57 | - | ||
58 | /** TSB Base register. */ |
- | |
59 | typedef union tsb_base_reg { |
- | |
60 | uint64_t value; |
- | |
61 | struct { |
- | |
62 | uint64_t base : 51; /**< TSB base address, bits 63:13. */ |
- | |
63 | unsigned split : 1; /**< Split vs. common TSB for 8K and 64K |
- | |
64 | * pages. HelenOS uses only 8K pages |
- | |
65 | * for user mappings, so we always set |
- | |
66 | * this to 0. |
- | |
67 | */ |
- | |
68 | unsigned : 9; |
- | |
69 | unsigned size : 3; /**< TSB size. Number of entries is |
- | |
70 | * 512 * 2^size. */ |
- | |
71 | } __attribute__ ((packed)); |
- | |
72 | } tsb_base_reg_t; |
- | |
73 | - | ||
74 | /** Read ITSB Base register. |
- | |
75 | * |
- | |
76 | * @return Content of the ITSB Base register. |
- | |
77 | */ |
- | |
78 | static inline uint64_t itsb_base_read(void) |
- | |
79 | { |
- | |
80 | return asi_u64_read(ASI_IMMU, VA_IMMU_TSB_BASE); |
- | |
81 | } |
- | |
82 | - | ||
83 | /** Read DTSB Base register. |
- | |
84 | * |
- | |
85 | * @return Content of the DTSB Base register. |
- | |
86 | */ |
- | |
87 | static inline uint64_t dtsb_base_read(void) |
- | |
88 | { |
- | |
89 | return asi_u64_read(ASI_DMMU, VA_DMMU_TSB_BASE); |
- | |
90 | } |
- | |
91 | - | ||
92 | /** Write ITSB Base register. |
- | |
93 | * |
- | |
94 | * @param v New content of the ITSB Base register. |
- | |
95 | */ |
- | |
96 | static inline void itsb_base_write(uint64_t v) |
- | |
97 | { |
- | |
98 | asi_u64_write(ASI_IMMU, VA_IMMU_TSB_BASE, v); |
- | |
99 | } |
- | |
100 | - | ||
101 | /** Write DTSB Base register. |
- | |
102 | * |
- | |
103 | * @param v New content of the DTSB Base register. |
- | |
104 | */ |
- | |
105 | static inline void dtsb_base_write(uint64_t v) |
- | |
106 | { |
- | |
107 | asi_u64_write(ASI_DMMU, VA_DMMU_TSB_BASE, v); |
- | |
108 | } |
- | |
109 | - | ||
110 | #if defined (US3) |
40 | #elif defined (SUN4V) |
111 | - | ||
112 | /** Write DTSB Primary Extension register. |
- | |
113 | * |
- | |
114 | * @param v New content of the DTSB Primary Extension register. |
- | |
115 | */ |
- | |
116 | static inline void dtsb_primary_extension_write(uint64_t v) |
- | |
117 | { |
- | |
118 | asi_u64_write(ASI_DMMU, VA_DMMU_PRIMARY_EXTENSION, v); |
- | |
119 | } |
- | |
120 | - | ||
121 | /** Write DTSB Secondary Extension register. |
- | |
122 | * |
- | |
123 | * @param v New content of the DTSB Secondary Extension register. |
- | |
124 | */ |
- | |
125 | static inline void dtsb_secondary_extension_write(uint64_t v) |
- | |
126 | { |
- | |
127 | asi_u64_write(ASI_DMMU, VA_DMMU_SECONDARY_EXTENSION, v); |
- | |
128 | } |
- | |
129 | - | ||
130 | /** Write DTSB Nucleus Extension register. |
- | |
131 | * |
- | |
132 | * @param v New content of the DTSB Nucleus Extension register. |
- | |
133 | */ |
- | |
134 | static inline void dtsb_nucleus_extension_write(uint64_t v) |
- | |
135 | { |
- | |
136 | asi_u64_write(ASI_DMMU, VA_DMMU_NUCLEUS_EXTENSION, v); |
- | |
137 | } |
- | |
138 | - | ||
139 | /** Write ITSB Primary Extension register. |
41 | #include <arch/mm/sun4v/tsb.h> |
140 | * |
- | |
141 | * @param v New content of the ITSB Primary Extension register. |
- | |
142 | */ |
- | |
143 | static inline void itsb_primary_extension_write(uint64_t v) |
- | |
144 | { |
- | |
145 | asi_u64_write(ASI_IMMU, VA_IMMU_PRIMARY_EXTENSION, v); |
- | |
146 | } |
- | |
147 | - | ||
148 | /** Write ITSB Nucleus Extension register. |
- | |
149 | * |
- | |
150 | * @param v New content of the ITSB Nucleus Extension register. |
- | |
151 | */ |
- | |
152 | static inline void itsb_nucleus_extension_write(uint64_t v) |
- | |
153 | { |
- | |
154 | asi_u64_write(ASI_IMMU, VA_IMMU_NUCLEUS_EXTENSION, v); |
- | |
155 | } |
- | |
156 | - | ||
157 | #endif |
42 | #endif |
158 | 43 | ||
159 | /* Forward declarations. */ |
- | |
160 | struct as; |
- | |
161 | struct pte; |
- | |
162 | - | ||
163 | extern void tsb_invalidate(struct as *as, uintptr_t page, count_t pages); |
- | |
164 | extern void itsb_pte_copy(struct pte *t, index_t index); |
- | |
165 | extern void dtsb_pte_copy(struct pte *t, index_t index, bool ro); |
- | |
166 | - | ||
167 | #endif /* !def __ASM__ */ |
- | |
168 | - | ||
169 | #endif |
44 | #endif |
170 | 45 | ||
171 | /** @} |
46 | /** @} |
172 | */ |
47 | */ |