Rev 3022 | Go to most recent revision | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 3022 | Rev 4055 | ||
---|---|---|---|
Line 30... | Line 30... | ||
30 | * @{ |
30 | * @{ |
31 | */ |
31 | */ |
32 | 32 | ||
33 | /** |
33 | /** |
34 | * @file |
34 | * @file |
35 | * @brief ASID management. |
35 | * @brief ASID management. |
36 | * |
36 | * |
37 | * Modern processor architectures optimize TLB utilization |
37 | * Modern processor architectures optimize TLB utilization |
38 | * by using ASIDs (a.k.a. memory contexts on sparc64 and |
38 | * by using ASIDs (a.k.a. memory contexts on sparc64 and |
39 | * region identifiers on ia64). These ASIDs help to associate |
39 | * region identifiers on ia64). These ASIDs help to associate |
40 | * each TLB item with an address space, thus making |
40 | * each TLB item with an address space, thus making |