Rev 1917 | Rev 2038 | Go to most recent revision | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 1917 | Rev 2009 | ||
---|---|---|---|
Line 90... | Line 90... | ||
90 | */ |
90 | */ |
91 | dtlb_demap(TLB_DEMAP_PAGE, TLB_DEMAP_NUCLEUS, (uintptr_t) CPU->stack); |
91 | dtlb_demap(TLB_DEMAP_PAGE, TLB_DEMAP_NUCLEUS, (uintptr_t) CPU->stack); |
92 | dtlb_insert_mapping((uintptr_t) CPU->stack, KA2PA(CPU->stack), PAGESIZE_8K, true, true); |
92 | dtlb_insert_mapping((uintptr_t) CPU->stack, KA2PA(CPU->stack), PAGESIZE_8K, true, true); |
93 | } |
93 | } |
94 | 94 | ||
- | 95 | /* |
|
- | 96 | * Set the D-cache active flag. |
|
- | 97 | * Needed for the D-cache to work. |
|
- | 98 | */ |
|
- | 99 | CPU->arch.dcache_active = 1; |
|
95 | } |
100 | } |
96 | 101 | ||
97 | /** Read version information from the current processor. */ |
102 | /** Read version information from the current processor. */ |
98 | void cpu_identify(void) |
103 | void cpu_identify(void) |
99 | { |
104 | { |