Rev 2162 | Rev 2262 | Go to most recent revision | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
| Rev 2162 | Rev 2176 | ||
|---|---|---|---|
| Line 35... | Line 35... | ||
| 35 | */ |
35 | */ |
| 36 | 36 | ||
| 37 | #ifndef KERN_arm32_REGUTILS_H_ |
37 | #ifndef KERN_arm32_REGUTILS_H_ |
| 38 | #define KERN_arm32_REGUTILS_H_ |
38 | #define KERN_arm32_REGUTILS_H_ |
| 39 | 39 | ||
| - | 40 | ||
| 40 | #define status_reg_ie_enabled_bit (1 << 7) |
41 | #define STATUS_REG_IE_ENABLED_BIT (1 << 7) |
| - | 42 | #define STATUS_REG_MODE_MASK 0x1F |
|
| - | 43 | ||
| - | 44 | /* ARM Processor Operation Modes */ |
|
| - | 45 | #define USER_MODE 0x10 |
|
| - | 46 | #define FIQ_MODE 0x11 |
|
| - | 47 | #define IRQ_MODE 0x12 |
|
| - | 48 | #define SUPERVISOR_MODE 0x13 |
|
| - | 49 | #define ABORT_MODE 0x17 |
|
| - | 50 | #define UNDEFINED_MODE 0x1b |
|
| - | 51 | #define SYSTEM_MODE 0x1f |
|
| - | 52 | ||
| - | 53 | ||
| - | 54 | ||
| - | 55 | /* [CS]PRS manipulation macros */ |
|
| - | 56 | #define GEN_STATUS_READ(nm,reg) \ |
|
| - | 57 | static inline uint32_t nm## _status_reg_read(void) \ |
|
| - | 58 | { \ |
|
| - | 59 | uint32_t retval; \ |
|
| - | 60 | asm("mrs %0, " #reg : "=r"(retval)); \ |
|
| - | 61 | return retval; \ |
|
| - | 62 | } |
|
| - | 63 | ||
| - | 64 | #define GEN_STATUS_WRITE(nm,reg,fieldname, field) \ |
|
| - | 65 | static void nm## _status_reg_ ##fieldname## _write(uint32_t value) \ |
|
| - | 66 | { \ |
|
| - | 67 | asm("msr " #reg "_" #field ", %0" : : "r"(value)); \ |
|
| - | 68 | } |
|
| - | 69 | ||
| 41 | 70 | ||
| 42 | /** Returns the value of CPSR (Current Program Status Register). |
71 | /** Returns the value of CPSR (Current Program Status Register). |
| 43 | */ |
72 | */ |
| 44 | static inline ipl_t status_reg_read (void) { |
- | |
| 45 | ipl_t ipl; |
- | |
| 46 | asm("mrs %0, CPSR" : "=r" (ipl)); |
73 | GEN_STATUS_READ(current, cpsr) |
| 47 | return ipl; |
- | |
| 48 | } |
74 | |
| 49 | 75 | ||
| 50 | /** Sets control bits of CPSR |
76 | /** Sets control bits of CPSR |
| 51 | */ |
77 | */ |
| - | 78 | GEN_STATUS_WRITE(current, cpsr, control, c); |
|
| - | 79 | ||
| - | 80 | ||
| 52 | static inline void status_reg_control_write(ipl_t ipl) { |
81 | /** Returns the value of SPSR (Saved Program Status Register). |
| - | 82 | */ |
|
| 53 | asm("msr CPSR_c, %0" : : "r" (ipl)); |
83 | GEN_STATUS_READ(saved, spsr) |
| - | 84 | ||
| 54 | } |
85 | |
| 55 | 86 | ||
| 56 | #endif |
87 | #endif |
| 57 | 88 | ||
| 58 | /** @} |
89 | /** @} |
| 59 | */ |
90 | */ |