Rev 3993 | Details | Compare with Previous | Last modification | View Log | RSS feed
Rev | Author | Line No. | Line |
---|---|---|---|
3743 | rimsky | 1 | /* |
2 | * Copyright (c) 2006 Jakub Jermar |
||
3 | * Copyright (c) 2008 Pavel Rimsky |
||
4 | * All rights reserved. |
||
5 | * |
||
6 | * Redistribution and use in source and binary forms, with or without |
||
7 | * modification, are permitted provided that the following conditions |
||
8 | * are met: |
||
9 | * |
||
10 | * - Redistributions of source code must retain the above copyright |
||
11 | * notice, this list of conditions and the following disclaimer. |
||
12 | * - Redistributions in binary form must reproduce the above copyright |
||
13 | * notice, this list of conditions and the following disclaimer in the |
||
14 | * documentation and/or other materials provided with the distribution. |
||
15 | * - The name of the author may not be used to endorse or promote products |
||
16 | * derived from this software without specific prior written permission. |
||
17 | * |
||
18 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
||
19 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
||
20 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
||
21 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
||
22 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
||
23 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
||
24 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
||
25 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
||
26 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
||
27 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
||
28 | */ |
||
29 | |||
30 | /** @addtogroup sparc64interrupt |
||
31 | * @{ |
||
32 | */ |
||
33 | /** |
||
34 | * @file |
||
35 | * @brief This file contains fast MMU trap handlers. |
||
36 | */ |
||
37 | |||
38 | #ifndef KERN_sparc64_sun4v_MMU_TRAP_H_ |
||
39 | #define KERN_sparc64_sun4v_MMU_TRAP_H_ |
||
40 | |||
41 | #include <arch/stack.h> |
||
3862 | rimsky | 42 | #include <arch/regdef.h> |
43 | #include <arch/arch.h> |
||
3835 | rimsky | 44 | #include <arch/sun4v/hypercall.h> |
3862 | rimsky | 45 | #include <arch/mm/tlb.h> |
46 | #include <arch/mm/mmu.h> |
||
47 | #include <arch/mm/tte.h> |
||
3743 | rimsky | 48 | #include <arch/trap/regwin.h> |
49 | |||
50 | #ifdef CONFIG_TSB |
||
51 | #include <arch/mm/tsb.h> |
||
52 | #endif |
||
53 | |||
54 | #define TT_FAST_INSTRUCTION_ACCESS_MMU_MISS 0x64 |
||
55 | #define TT_FAST_DATA_ACCESS_MMU_MISS 0x68 |
||
56 | #define TT_FAST_DATA_ACCESS_PROTECTION 0x6c |
||
4638 | rimsky | 57 | #define TT_CPU_MONDO 0x7c |
3743 | rimsky | 58 | |
59 | #define FAST_MMU_HANDLER_SIZE 128 |
||
60 | |||
61 | #ifdef __ASM__ |
||
62 | |||
3835 | rimsky | 63 | /* MMU fault status area data fault offset */ |
64 | #define FSA_DFA_OFFSET 0x48 |
||
65 | |||
66 | /* MMU fault status area data context */ |
||
67 | #define FSA_DFC_OFFSET 0x50 |
||
68 | |||
69 | /* offset of the target address within the TTE Data entry */ |
||
70 | #define TTE_DATA_TADDR_OFFSET 13 |
||
71 | |||
3743 | rimsky | 72 | .macro FAST_INSTRUCTION_ACCESS_MMU_MISS_HANDLER |
3863 | rimsky | 73 | PREEMPTIBLE_HANDLER fast_instruction_access_mmu_miss |
3743 | rimsky | 74 | .endm |
75 | |||
76 | /* |
||
3835 | rimsky | 77 | * Handler of the Fast Data Access MMU Miss trap. If the trap occurred in the kernel |
78 | * (context 0), an identity mapping (with displacement) is installed. Otherwise |
||
79 | * a higher level service routine is called. |
||
3743 | rimsky | 80 | */ |
81 | .macro FAST_DATA_ACCESS_MMU_MISS_HANDLER tl |
||
3835 | rimsky | 82 | |
83 | mov SCRATCHPAD_MMU_FSA, %g1 |
||
84 | ldxa [%g1] ASI_SCRATCHPAD, %g1 ! g1 <= RA of MMU fault status area |
||
85 | |||
3993 | rimsky | 86 | /* read faulting context */ |
3835 | rimsky | 87 | add %g1, FSA_DFC_OFFSET, %g2 ! g2 <= RA of data fault context |
88 | ldxa [%g2] ASI_REAL, %g3 ! read the fault context |
||
89 | |||
90 | /* read the faulting address */ |
||
91 | add %g1, FSA_DFA_OFFSET, %g2 ! g2 <= RA of data fault address |
||
92 | ldxa [%g2] ASI_REAL, %g1 ! read the fault address |
||
93 | srlx %g1, TTE_DATA_TADDR_OFFSET, %g1 ! truncate it to page boundary |
||
94 | sllx %g1, TTE_DATA_TADDR_OFFSET, %g1 |
||
95 | |||
3993 | rimsky | 96 | /* service by higher-level routine when context != 0 */ |
97 | brnz %g3, 0f |
||
98 | nop |
||
99 | |||
3835 | rimsky | 100 | /* exclude page number 0 from installing the identity mapping */ |
101 | brz %g1, 0f |
||
102 | nop |
||
103 | |||
3993 | rimsky | 104 | /* |
105 | * Installing the identity does not fit into 32 instructions, call |
||
106 | * a separate routine. The routine performs RETRY, hence the call never |
||
107 | * returns. |
||
108 | */ |
||
3835 | rimsky | 109 | ba install_identity_mapping |
110 | nop |
||
111 | |||
3993 | rimsky | 112 | 0: |
3835 | rimsky | 113 | |
3993 | rimsky | 114 | /* |
115 | * One of the scenarios in which this trap can occur is when the |
||
116 | * register window spill/fill handler accesses a memory which is not |
||
117 | * mapped. In such a case, this handler will be called from TL = 1. |
||
118 | * We handle the situation by pretending that the MMU miss occurred |
||
119 | * on TL = 0. Once the MMU miss trap is services, the instruction which |
||
120 | * caused the spill/fill trap is restarted, the spill/fill trap occurs, |
||
121 | * but this time its handler accesse memory which IS mapped. |
||
122 | */ |
||
123 | .if (\tl > 0) |
||
124 | wrpr %g0, 1, %tl |
||
125 | .endif |
||
126 | |||
127 | /* |
||
128 | * Save the faulting virtual page and faulting context to the %g2 |
||
129 | * register. The most significant 51 bits of the %g2 register will |
||
130 | * contain the virtual address which caused the fault truncated to the |
||
131 | * page boundary. The least significant 13 bits of the %g2 register |
||
132 | * will contain the number of the context in which the fault occurred. |
||
133 | * The value of the %g2 register will be passed as a parameter to the |
||
134 | * higher level service routine. |
||
135 | */ |
||
136 | or %g1, %g3, %g2 |
||
137 | |||
138 | PREEMPTIBLE_HANDLER fast_data_access_mmu_miss |
||
3743 | rimsky | 139 | .endm |
140 | |||
3993 | rimsky | 141 | /* |
142 | * Handler of the Fast Data MMU Protection trap. Finds the trapping address |
||
143 | * and context and calls higher level service routine. |
||
144 | */ |
||
3743 | rimsky | 145 | .macro FAST_DATA_ACCESS_PROTECTION_HANDLER tl |
3993 | rimsky | 146 | /* |
147 | * The same special case as in FAST_DATA_ACCESS_MMU_MISS_HANDLER. |
||
148 | */ |
||
149 | .if (\tl > 0) |
||
150 | wrpr %g0, 1, %tl |
||
151 | .endif |
||
152 | |||
153 | mov SCRATCHPAD_MMU_FSA, %g1 |
||
154 | ldxa [%g1] ASI_SCRATCHPAD, %g1 ! g1 <= RA of MMU fault status area |
||
155 | |||
156 | /* read faulting context */ |
||
157 | add %g1, FSA_DFC_OFFSET, %g2 ! g2 <= RA of data fault context |
||
158 | ldxa [%g2] ASI_REAL, %g3 ! read the fault context |
||
159 | |||
160 | /* read the faulting address */ |
||
161 | add %g1, FSA_DFA_OFFSET, %g2 ! g2 <= RA of data fault address |
||
162 | ldxa [%g2] ASI_REAL, %g1 ! read the fault address |
||
163 | srlx %g1, TTE_DATA_TADDR_OFFSET, %g1 ! truncate it to page boundary |
||
164 | sllx %g1, TTE_DATA_TADDR_OFFSET, %g1 |
||
165 | |||
166 | /* the same as for FAST_DATA_ACCESS_MMU_MISS_HANDLER */ |
||
167 | or %g1, %g3, %g2 |
||
168 | |||
169 | PREEMPTIBLE_HANDLER fast_data_access_protection |
||
3743 | rimsky | 170 | .endm |
171 | |||
172 | #endif /* __ASM__ */ |
||
173 | |||
174 | #endif |
||
175 | |||
176 | /** @} |
||
177 | */ |