Rev 2726 | Rev 3588 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed
| Rev | Author | Line No. | Line |
|---|---|---|---|
| 35 | jermar | 1 | # |
| 2071 | jermar | 2 | # Copyright (c) 2005 Jakub Jermar |
| 35 | jermar | 3 | # All rights reserved. |
| 4 | # |
||
| 5 | # Redistribution and use in source and binary forms, with or without |
||
| 6 | # modification, are permitted provided that the following conditions |
||
| 7 | # are met: |
||
| 8 | # |
||
| 9 | # - Redistributions of source code must retain the above copyright |
||
| 10 | # notice, this list of conditions and the following disclaimer. |
||
| 11 | # - Redistributions in binary form must reproduce the above copyright |
||
| 12 | # notice, this list of conditions and the following disclaimer in the |
||
| 13 | # documentation and/or other materials provided with the distribution. |
||
| 14 | # - The name of the author may not be used to endorse or promote products |
||
| 15 | # derived from this software without specific prior written permission. |
||
| 16 | # |
||
| 17 | # THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
||
| 18 | # IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
||
| 19 | # OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
||
| 20 | # IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
||
| 21 | # INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
||
| 22 | # NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
||
| 23 | # DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
||
| 24 | # THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
||
| 25 | # (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
||
| 26 | # THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
||
| 27 | # |
||
| 28 | |||
| 473 | jermar | 29 | #include <arch/register.h> |
| 869 | vana | 30 | #include <arch/mm/page.h> |
| 31 | #include <arch/mm/asid.h> |
||
| 32 | #include <mm/asid.h> |
||
| 473 | jermar | 33 | |
| 869 | vana | 34 | #define RR_MASK (0xFFFFFFFF00000002) |
| 35 | #define RID_SHIFT 8 |
||
| 36 | #define PS_SHIFT 2 |
||
| 37 | |||
| 2726 | vana | 38 | #define KERNEL_TRANSLATION_I 0x0010000000000661 |
| 39 | #define KERNEL_TRANSLATION_D 0x0010000000000661 |
||
| 40 | #define KERNEL_TRANSLATION_VIO 0x0010000000000671 |
||
| 41 | #define KERNEL_TRANSLATION_IO 0x00100FFFFC000671 |
||
| 42 | #define VIO_OFFSET 0x0002000000000000 |
||
| 869 | vana | 43 | |
| 2726 | vana | 44 | #define IO_OFFSET 0x0001000000000000 |
| 45 | |||
| 46 | |||
| 47 | |||
| 923 | vana | 48 | .section K_TEXT_START, "ax" |
| 60 | jermar | 49 | |
| 35 | jermar | 50 | .global kernel_image_start |
| 51 | |||
| 37 | jermar | 52 | stack0: |
| 35 | jermar | 53 | kernel_image_start: |
| 81 | jermar | 54 | .auto |
| 412 | jermar | 55 | |
| 2726 | vana | 56 | mov psr.l = r0 |
| 57 | srlz.i |
||
| 58 | srlz.d |
||
| 59 | |||
| 893 | jermar | 60 | # Fill TR.i and TR.d using Region Register #VRN_KERNEL |
| 869 | vana | 61 | |
| 2726 | vana | 62 | |
| 2110 | jermar | 63 | movl r8 = (VRN_KERNEL << VRN_SHIFT) |
| 64 | mov r9 = rr[r8] |
||
| 2726 | vana | 65 | |
| 66 | |||
| 2110 | jermar | 67 | movl r10 = (RR_MASK) |
| 68 | and r9 = r10, r9 |
||
| 69 | movl r10 = ((RID_KERNEL << RID_SHIFT) | (KERNEL_PAGE_WIDTH << PS_SHIFT)) |
||
| 70 | or r9 = r10, r9 |
||
| 2726 | vana | 71 | |
| 72 | |||
| 2110 | jermar | 73 | mov rr[r8] = r9 |
| 869 | vana | 74 | |
| 2726 | vana | 75 | |
| 76 | |||
| 2110 | jermar | 77 | movl r8 = (VRN_KERNEL << VRN_SHIFT) |
| 78 | mov cr.ifa = r8 |
||
| 2726 | vana | 79 | |
| 80 | |||
| 81 | mov r11 = cr.itir ;; |
||
| 82 | movl r10 = (KERNEL_PAGE_WIDTH << PS_SHIFT);; |
||
| 83 | or r10 =r10 , r11 ;; |
||
| 84 | mov cr.itir = r10;; |
||
| 85 | |||
| 86 | |||
| 2110 | jermar | 87 | movl r10 = (KERNEL_TRANSLATION_I) |
| 88 | itr.i itr[r0] = r10 |
||
| 2726 | vana | 89 | |
| 90 | |||
| 2110 | jermar | 91 | movl r10 = (KERNEL_TRANSLATION_D) |
| 92 | itr.d dtr[r0] = r10 |
||
| 869 | vana | 93 | |
| 2726 | vana | 94 | |
| 95 | movl r7 = 1 |
||
| 96 | movl r8 = (VRN_KERNEL << VRN_SHIFT) | VIO_OFFSET |
||
| 97 | mov cr.ifa = r8 |
||
| 98 | movl r10 = (KERNEL_TRANSLATION_VIO) |
||
| 99 | itr.d dtr[r7] = r10 |
||
| 100 | |||
| 101 | |||
| 102 | mov r11 = cr.itir ;; |
||
| 103 | movl r10 = ~0xfc;; |
||
| 104 | and r10 =r10 , r11 ;; |
||
| 105 | movl r11 = (IO_PAGE_WIDTH << PS_SHIFT);; |
||
| 106 | or r10 =r10 , r11 ;; |
||
| 107 | mov cr.itir = r10;; |
||
| 108 | |||
| 109 | |||
| 110 | movl r7 = 2 |
||
| 111 | movl r8 = (VRN_KERNEL << VRN_SHIFT) | IO_OFFSET |
||
| 112 | mov cr.ifa = r8 |
||
| 113 | movl r10 = (KERNEL_TRANSLATION_IO) |
||
| 114 | itr.d dtr[r7] = r10 |
||
| 115 | |||
| 116 | |||
| 117 | |||
| 118 | |||
| 81 | jermar | 119 | # initialize PSR |
| 2110 | jermar | 120 | movl r10 = (PSR_DT_MASK | PSR_RT_MASK | PSR_IT_MASK | PSR_IC_MASK) /* Enable paging */ |
| 121 | mov r9 = psr |
||
| 122 | or r10 = r10, r9 |
||
| 123 | mov cr.ipsr = r10 |
||
| 124 | mov cr.ifs = r0 |
||
| 125 | movl r8 = paging_start |
||
| 126 | mov cr.iip = r8 |
||
| 473 | jermar | 127 | srlz.d |
| 869 | vana | 128 | srlz.i |
| 879 | vana | 129 | |
| 893 | jermar | 130 | .explicit |
| 131 | /* |
||
| 132 | * Return From Interupt is the only the way to fill upper half word of PSR. |
||
| 133 | */ |
||
| 134 | rfi;; |
||
| 879 | vana | 135 | |
| 136 | .global paging_start |
||
| 137 | paging_start: |
||
| 893 | jermar | 138 | |
| 139 | /* |
||
| 140 | * Now we are paging. |
||
| 141 | */ |
||
| 142 | |||
| 473 | jermar | 143 | # switch to register bank 1 |
| 144 | bsw.1 |
||
| 145 | |||
| 74 | jermar | 146 | # initialize register stack |
| 81 | jermar | 147 | mov ar.rsc = r0 |
| 2110 | jermar | 148 | movl r8 = (VRN_KERNEL << VRN_SHIFT) ;; |
| 869 | vana | 149 | mov ar.bspstore = r8 |
| 81 | jermar | 150 | loadrs |
| 36 | jermar | 151 | |
| 74 | jermar | 152 | # initialize memory stack to some sane value |
| 2110 | jermar | 153 | movl r12 = stack0 ;; |
| 869 | vana | 154 | |
| 2110 | jermar | 155 | add r12 = -16, r12 /* allocate a scratch area on the stack */ |
| 60 | jermar | 156 | |
| 74 | jermar | 157 | # initialize gp (Global Pointer) register |
| 2519 | vana | 158 | movl r20 = (VRN_KERNEL << VRN_SHIFT);; |
| 159 | or r20 = r20,r1;; |
||
| 919 | jermar | 160 | movl r1 = _hardcoded_load_address |
| 2519 | vana | 161 | |
| 893 | jermar | 162 | /* |
| 163 | * Initialize hardcoded_* variables. |
||
| 164 | */ |
||
| 106 | jermar | 165 | movl r14 = _hardcoded_ktext_size |
| 166 | movl r15 = _hardcoded_kdata_size |
||
| 919 | jermar | 167 | movl r16 = _hardcoded_load_address ;; |
| 106 | jermar | 168 | addl r17 = @gprel(hardcoded_ktext_size), gp |
| 169 | addl r18 = @gprel(hardcoded_kdata_size), gp |
||
| 170 | addl r19 = @gprel(hardcoded_load_address), gp |
||
| 2512 | vana | 171 | addl r21 = @gprel(bootinfo), gp |
| 106 | jermar | 172 | ;; |
| 870 | vana | 173 | st8 [r17] = r14 |
| 174 | st8 [r18] = r15 |
||
| 106 | jermar | 175 | st8 [r19] = r16 |
| 2512 | vana | 176 | st8 [r21] = r20 |
| 869 | vana | 177 | |
| 2110 | jermar | 178 | ssm (1 << 19) ;; /* Disable f32 - f127 */ |
| 179 | srlz.i |
||
| 180 | srlz.d ;; |
||
| 1053 | vana | 181 | |
| 1223 | jermar | 182 | br.call.sptk.many b0 = arch_pre_main |
| 1053 | vana | 183 | |
| 2110 | jermar | 184 | movl r18 = main_bsp ;; |
| 185 | mov b1 = r18 ;; |
||
| 186 | br.call.sptk.many b0 = b1 |
||
| 51 | jermar | 187 | |
| 1053 | vana | 188 | |
| 36 | jermar | 189 | 0: |
| 39 | jermar | 190 | br 0b |