Details | Last modification | View Log | RSS feed
Rev | Author | Line No. | Line |
---|---|---|---|
4638 | rimsky | 1 | /* |
2 | * Copyright (c) 2005 Jakub Jermar |
||
3 | * All rights reserved. |
||
4 | * |
||
5 | * Redistribution and use in source and binary forms, with or without |
||
6 | * modification, are permitted provided that the following conditions |
||
7 | * are met: |
||
8 | * |
||
9 | * - Redistributions of source code must retain the above copyright |
||
10 | * notice, this list of conditions and the following disclaimer. |
||
11 | * - Redistributions in binary form must reproduce the above copyright |
||
12 | * notice, this list of conditions and the following disclaimer in the |
||
13 | * documentation and/or other materials provided with the distribution. |
||
14 | * - The name of the author may not be used to endorse or promote products |
||
15 | * derived from this software without specific prior written permission. |
||
16 | * |
||
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
||
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
||
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
||
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
||
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
||
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
||
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
||
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
||
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
||
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
||
27 | */ |
||
28 | |||
29 | /** @addtogroup sparc64interrupt |
||
30 | * @{ |
||
31 | */ |
||
32 | /** @file |
||
33 | */ |
||
34 | |||
35 | #include <arch/interrupt.h> |
||
36 | #include <arch/sparc64.h> |
||
37 | #include <arch/trap/interrupt.h> |
||
38 | #include <interrupt.h> |
||
39 | #include <ddi/irq.h> |
||
40 | #include <arch/types.h> |
||
41 | #include <debug.h> |
||
42 | #include <arch/asm.h> |
||
43 | #include <arch/barrier.h> |
||
44 | #include <print.h> |
||
45 | #include <arch.h> |
||
46 | #include <mm/tlb.h> |
||
47 | #include <config.h> |
||
48 | #include <synch/spinlock.h> |
||
49 | |||
50 | /** Process hardware interrupt. |
||
51 | * |
||
52 | * @param n Ignored. |
||
53 | * @param istate Ignored. |
||
54 | */ |
||
55 | void interrupt(int n, istate_t *istate) |
||
56 | { |
||
57 | uint64_t status; |
||
58 | uint64_t intrcv; |
||
59 | uint64_t data0; |
||
60 | status = asi_u64_read(ASI_INTR_DISPATCH_STATUS, 0); |
||
61 | if (status & (!INTR_DISPATCH_STATUS_BUSY)) |
||
62 | panic("Interrupt Dispatch Status busy bit not set\n"); |
||
63 | |||
64 | intrcv = asi_u64_read(ASI_INTR_RECEIVE, 0); |
||
65 | #if defined (US) |
||
66 | data0 = asi_u64_read(ASI_INTR_R, ASI_UDB_INTR_R_DATA_0); |
||
67 | #elif defined (US3) |
||
68 | data0 = asi_u64_read(ASI_INTR_R, VA_INTR_R_DATA_0); |
||
69 | #endif |
||
70 | |||
71 | irq_t *irq = irq_dispatch_and_lock(data0); |
||
72 | if (irq) { |
||
73 | /* |
||
74 | * The IRQ handler was found. |
||
75 | */ |
||
76 | irq->handler(irq, irq->arg); |
||
77 | /* |
||
78 | * See if there is a clear-interrupt-routine and call it. |
||
79 | */ |
||
80 | if (irq->cir) { |
||
81 | irq->cir(irq->cir_arg, irq->inr); |
||
82 | } |
||
83 | spinlock_unlock(&irq->lock); |
||
84 | } else if (data0 > config.base) { |
||
85 | /* |
||
86 | * This is a cross-call. |
||
87 | * data0 contains address of the kernel function. |
||
88 | * We call the function only after we verify |
||
89 | * it is one of the supported ones. |
||
90 | */ |
||
91 | #ifdef CONFIG_SMP |
||
92 | if (data0 == (uintptr_t) tlb_shootdown_ipi_recv) { |
||
93 | tlb_shootdown_ipi_recv(); |
||
94 | } |
||
95 | #endif |
||
96 | } else { |
||
97 | /* |
||
98 | * Spurious interrupt. |
||
99 | */ |
||
100 | #ifdef CONFIG_DEBUG |
||
101 | printf("cpu%u: spurious interrupt (intrcv=%#" PRIx64 |
||
102 | ", data0=%#" PRIx64 ")\n", CPU->id, intrcv, data0); |
||
103 | #endif |
||
104 | } |
||
105 | |||
106 | membar(); |
||
107 | asi_u64_write(ASI_INTR_RECEIVE, 0, 0); |
||
108 | } |
||
109 | |||
110 | /** @} |
||
111 | */ |