Subversion Repositories HelenOS

Rev

Rev 3862 | Rev 4129 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log | RSS feed

Rev Author Line No. Line
3771 rimsky 1 
/*
2 
 * Copyright (c) 2005 Jakub Jermar
3 
 * Copyright (c) 2008 Pavel Rimsky
4 
 * All rights reserved.
5 
 *
6 
 * Redistribution and use in source and binary forms, with or without
7 
 * modification, are permitted provided that the following conditions
8 
 * are met:
9 
 *
10 
 * - Redistributions of source code must retain the above copyright
11 
 *   notice, this list of conditions and the following disclaimer.
12 
 * - Redistributions in binary form must reproduce the above copyright
13 
 *   notice, this list of conditions and the following disclaimer in the
14 
 *   documentation and/or other materials provided with the distribution.
15 
 * - The name of the author may not be used to endorse or promote products
16 
 *   derived from this software without specific prior written permission.
17 
 *
18 
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
19 
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
20 
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
21 
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
22 
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
23 
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
24 
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
25 
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
26 
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
27 
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28 
 */
29 
 
30 
/** @addtogroup sparc64mm  
31 
 * @{
32 
 */
33 
/** @file
34 
 */
35 
 
36 
#ifndef KERN_sparc64_sun4v_TLB_H_
37 
#define KERN_sparc64_sun4v_TLB_H_
38 
 
3835 rimsky 39 
#define MMU_FSA_ALIGNMENT   64
40 
#define MMU_FSA_SIZE        128
41 
 
3771 rimsky 42 
#ifndef __ASM__
43 
 
3862 rimsky 44 
#include <arch/mm/tte.h>
45 
#include <arch/mm/mmu.h>
3771 rimsky 46 
#include <arch/mm/page.h>
47 
#include <arch/asm.h>
48 
#include <arch/barrier.h>
49 
#include <arch/types.h>
50 
#include <arch/register.h>
51 
#include <arch/cpu.h>
3862 rimsky 52 
#include <arch/sun4v/hypercall.h>
3771 rimsky 53 
 
54 
/**
55 
 * Structure filled by hypervisor (or directly CPU, if implemented so) when
56 
 * a MMU fault occurs. The structure describes the exact condition which
3862 rimsky 57 
 * has caused the fault.
3771 rimsky 58 
 */
59 
typedef struct mmu_fault_status_area {
60 
    uint64_t ift;       /**< Instruction fault type (IFT) */
61 
    uint64_t ifa;       /**< Instruction fault address (IFA) */
62 
    uint64_t ifc;       /**< Instruction fault context (IFC) */
63 
    uint8_t reserved1[0x28];
64 
 
65 
    uint64_t dft;       /**< Data fault type (DFT) */
66 
    uint64_t dfa;       /**< Data fault address (DFA) */
67 
    uint64_t dfc;       /**< Data fault context (DFC) */
68 
    uint8_t reserved2[0x28];
69 
} __attribute__ ((packed)) mmu_fault_status_area_t;
70 
 
3862 rimsky 71 
#define DTLB_MAX_LOCKED_ENTRIES     8
3771 rimsky 72 
 
3862 rimsky 73 
/** Bit width of the TLB-locked portion of kernel address space. */
74 
#define KERNEL_PAGE_WIDTH       22  /* 4M */
3771 rimsky 75 
 
76 
/*
3862 rimsky 77 
 * Reading and writing context registers.
78 
 *
79 
 * Note that UltraSPARC Architecture-compatible processors do not require
80 
 * a MEMBAR #Sync, FLUSH, DONE, or RETRY instruction after a store to an
81 
 * MMU register for proper operation.
82 
 *
3771 rimsky 83 
 */
84 
 
85 
/** Read MMU Primary Context Register.
86 
 *
3862 rimsky 87 
 * @return  Current value of Primary Context Register.
3771 rimsky 88 
 */
89 
static inline uint64_t mmu_primary_context_read(void)
90 
{
3862 rimsky 91 
    return asi_u64_read(ASI_PRIMARY_CONTEXT_REG, VA_PRIMARY_CONTEXT_REG);
3771 rimsky 92 
}
3862 rimsky 93 
 
3771 rimsky 94 
/** Write MMU Primary Context Register.
95 
 *
3862 rimsky 96 
 * @param v New value of Primary Context Register.
3771 rimsky 97 
 */
98 
static inline void mmu_primary_context_write(uint64_t v)
99 
{
3862 rimsky 100 
    asi_u64_write(ASI_PRIMARY_CONTEXT_REG, VA_PRIMARY_CONTEXT_REG, v);
3771 rimsky 101 
}
3862 rimsky 102 
 
3771 rimsky 103 
/** Read MMU Secondary Context Register.
104 
 *
3862 rimsky 105 
 * @return  Current value of Secondary Context Register.
3771 rimsky 106 
 */
107 
static inline uint64_t mmu_secondary_context_read(void)
108 
{
3862 rimsky 109 
    return asi_u64_read(ASI_SECONDARY_CONTEXT_REG, VA_SECONDARY_CONTEXT_REG);
3771 rimsky 110 
}
3862 rimsky 111 
 
112 
/** Write MMU Secondary Context Register.
3771 rimsky 113 
 *
3862 rimsky 114 
 * @param v New value of Secondary Context Register.
3771 rimsky 115 
 */
116 
static inline void mmu_secondary_context_write(uint64_t v)
117 
{
3862 rimsky 118 
    asi_u64_write(ASI_SECONDARY_CONTEXT_REG, VA_SECONDARY_CONTEXT_REG, v);
3771 rimsky 119 
}
120 
 
121 
/** Perform IMMU TLB Demap Operation.
122 
 *
123 
 * @param type      Selects between context and page demap (and entire MMU
124 
 *          demap on US3).
125 
 * @param context_encoding Specifies which Context register has Context ID for
126 
 *          demap.
127 
 * @param page      Address which is on the page to be demapped.
128 
 */
129 
static inline void itlb_demap(int type, int context_encoding, uintptr_t page)
130 
{
131 
}
132 
 
133 
/** Perform DMMU TLB Demap Operation.
134 
 *
3862 rimsky 135 
 * @param type      One of TLB_DEMAP_PAGE and TLB_DEMAP_CONTEXT. Selects
136 
 *          between context and page demap.
3771 rimsky 137 
 * @param context_encoding Specifies which Context register has Context ID for
138 
 *          demap.
139 
 * @param page      Address which is on the page to be demapped.
140 
 */
141 
static inline void dtlb_demap(int type, int context_encoding, uintptr_t page)
142 
{
3862 rimsky 143 
    #if 0
144 
         - this implementation is not correct!!!
145 
    if (type == TLB_DEMAP_PAGE) {
146 
        __hypercall_fast5(
147 
            MMU_DEMAP_PAGE, 0, 0,
148 
            page, context_encoding, MMU_FLAG_DTLB);
149 
    } else if (type == TLB_DEMAP_CONTEXT) {
150 
        __hypercall_fast4(
151 
            MMU_DEMAP_CTX, 0, 0,
152 
            context_encoding, MMU_FLAG_DTLB);
153 
    }
154 
    #endif
155 
}
3771 rimsky 156 
 
3862 rimsky 157 
/**
158 
 * Demaps all mappings in a context.
159 
 *
160 
 * @param context   number of the context
161 
 * @param mmu_flag  MMU_FLAG_DTLB, MMU_FLAG_ITLB or a combination of both
162 
 */
163 
static inline void mmu_demap_ctx(int context, int mmu_flag) {
164 
    __hypercall_fast4(MMU_DEMAP_CTX, 0, 0, context, mmu_flag);
3771 rimsky 165 
}
166 
 
3862 rimsky 167 
static inline void mmu_demap_page(uintptr_t vaddr, int context, int mmu_flag) {
168 
    __hypercall_fast5(MMU_DEMAP_PAGE, 0, 0, vaddr, context, mmu_flag);
169 
}
170 
 
171 
static inline void mmu_map_perm_addr(uintptr_t vaddr, uintptr_t ra,
172 
        bool cacheable, bool privileged, bool executable,
173 
        bool writable, unsigned size, unsigned mmu_flags) {
174 
 
175 
    tte_data_t data;
176 
    data.value = 0;
177 
 
178 
    data.v = true;
179 
    data.ra = ra;
180 
    data.cp = data.cv = cacheable;
181 
    data.p = privileged;
182 
    data.x = executable;
183 
    data.w = writable;
184 
    data.size = size;
185 
 
186 
    __hypercall_fast4(MMU_MAP_PERM_ADDR, vaddr, 0, data.value, mmu_flags);
187 
}
188 
 
3771 rimsky 189 
extern void fast_instruction_access_mmu_miss(unative_t, istate_t *);
3993 rimsky 190 
extern void fast_data_access_mmu_miss(unative_t, istate_t *);
191 
extern void fast_data_access_protection(unative_t, istate_t *);
3771 rimsky 192 
 
193 
extern void dtlb_insert_mapping(uintptr_t, uintptr_t, int, bool, bool);
194 
 
195 
extern void describe_mmu_fault(void);
196 
 
197 
#endif /* !def __ASM__ */
198 
 
199 
#endif
200 
 
201 
/** @}
202 
 */