Subversion Repositories HelenOS-historic

Rev

Go to most recent revision | Show changed files | Details | Compare with Previous | Blame | RSS feed

Filtering Options

Rev Age Author Path Log message Diff
792 6666 d 16 h jermar /kernel/trunk/ Page hash table architectures now use generic hash table to manage
mappings.		  
786 6667 d 14 h bondari /kernel/trunk/ frame_alloc() functions variations in order to avoid problems with frame_alloc_generic() changes.
IMPORTANT: Parameter order for frame_alloc() was changed		  
762 6670 d 16 h palkovsky /kernel/trunk/ Currently not-working SLAB allocator.
- slightly changed interface to frame_alloc, allow zone preference		  
751 6673 d 16 h jermar /kernel/trunk/arch/ia64/ Fix initialization of pta.base on ia64.  
749 6675 d 14 h jermar /kernel/trunk/arch/ia64/ ia64 virtual address translation subsystem update.  
748 6676 d 14 h jermar /kernel/trunk/arch/ia64/ First HT_HASH_ARCH implementation for ia64.  
747 6677 d 8 h jermar /kernel/trunk/ ia64 work.
Add nice wrappers for thash and ttag instructions.
Add nice wrappers for accessing reion registers and PTA.
Fix set_vhpt_environment().
Allocate and initialize page_ht (a.k.a. VHPT).

Add missing header to sparc64.
Remove excessive header from debug.h.		  
746 6677 d 16 h jermar /kernel/trunk/ Page hash table modifications.  
728 6684 d 7 h vana /kernel/trunk/arch/ia64/src/mm/ Serialize writes to RR because of assembler RAW warning.  
726 6684 d 8 h jermar /kernel/trunk/arch/ia64/src/mm/ Temporarily disable set_VHPT_environment() to stop ia64 kernel from faulting.  
716 6688 d 12 h vana /kernel/trunk/arch/ia64/src/mm/ ttag and thash envelope functions  
715 6688 d 12 h vana /kernel/trunk/arch/ia64/ VHPT setup to be able to use ttag and thash instructions  
684 6695 d 15 h jermar /kernel/trunk/ Memory management work.
Move generic 4-level page table interface to genarch
and enable architectures to use different virtual memory
mechanisms (e.g. page hash tables).
Start page hash table support.
Switch ia64 and sparc64 to page hash tables.
Other architectures keep on using 4-level page table interface.