HelenOS
HelenOS-doc
HelenOS-historic
Català-Valencià – Catalan
中文 – Chinese (Simplified)
中文 – Chinese (Traditional)
Česky – Czech
Dansk – Danish
Nederlands – Dutch
English – English
Suomi – Finnish
Français – French
Deutsch – German
עברית – Hebrew
हिंदी – Hindi
Magyar – Hungarian
Bahasa Indonesia – Indonesian
Italiano – Italian
日本語 – Japanese
한국어 – Korean
Македонски – Macedonian
मराठी – Marathi
Norsk – Norwegian
Polski – Polish
Português – Portuguese
Português – Portuguese (Brazil)
Русский – Russian
Slovenčina – Slovak
Slovenščina – Slovenian
Español – Spanish
Svenska – Swedish
Türkçe – Turkish
Українська – Ukrainian
Oëzbekcha – Uzbek
Subversion Repositories
HelenOS
(root)
/
branches
/
arm
/
kernel
/
genarch
/
include
/
mm
/
page_pt.h
@ 2479
– Rev 0
Rev
Show changed files
|
Details
|
Compare with Previous
|
Blame
|
RSS feed
Filtering Options
From rev
To rev
Max revs
Search history for
Show All
Rev
Age
Author
Path
Log message
Diff
2464
6278 d 3 h
jermar
/branches/arm/kernel/
Cleanup of arm32 branch.
- indentation and formatting
- replacement of \n\r with mere \n
- added -DFB_INVERT_ENDIAN so that the framebuffer has correct colors
2242
6334 d 2 h
kebrt
/branches/arm/kernel/
ARM has 16kB first level page table, so PTL0..3_SIZE constants added to frame_alloc and all achitectures
2131
6353 d 6 h
decky
/branches/
add development branches
2125
6394 d 3 h
decky
/trunk/
experimental support for Objective C
(disabled by default)
2089
6408 d 10 h
decky
/trunk/
huge type system cleanup
remove cyclical type dependencies across multiple header files
many minor coding style fixes
2071
6419 d 3 h
jermar
/trunk/
(c) versus (C)
1888
6544 d 6 h
jermar
/trunk/
C99 compliant header guards (hopefully) everywhere in the kernel.
Formatting and indentation changes.
Small improvements in sparc64.
1851
6568 d 10 h
jermar
/trunk/kernel/
sparc64 work.
Define the istate structure.
Move the identity-mapping handler to assembly.
Make the preemptible handler more general so that TL=1 MMU exceptions can make use of it.
Little bit of formatting and indentation.
1787
6609 d 5 h
decky
/
move kernel/trunk, uspace/trunk and boot/trunk to trunk/kernel, trunk/uspace and trunk/boot
1780
6616 d 6 h
jermar
/kernel/trunk/
Replace old __u?? types with respective C99 variants (e.g. uint32_t, int64_t, uintptr_t etc.).
1702
6637 d 9 h
cejka
/kernel/trunk/
Kernel doxygen comments updated.
1423
6654 d 10 h
jermar
/kernel/trunk/
Update page fault handlers to distinguish between different access modes that had caused the page fault.
1108
6720 d 1 h
jermar
/kernel/trunk/
Small PTE_* macros and SET_PTL0_ADDRESS macro changes.
977
6728 d 9 h
jermar
/kernel/trunk/
Add sys_mremap() syscall.
832
6760 d 1 h
jermar
/kernel/trunk/
Change pt_mapping_remove() to deallocate frames for empty PTL1, PTL2 and PTL3.
793
6764 d 8 h
jermar
/kernel/trunk/
Use hash_table_get_instance instead of list_get_instance.
Rename page_operations to page_mapping_operations.
Rename page_pt_operations to pt_mapping_operations.
Rename page_ht_operations to ht_mapping_operations.
760
6768 d 10 h
jermar
/kernel/trunk/
mips32 is not supposed to allocate page table.
This is done by the generic code now.
Remove PTL0 pointer as it is not needed.
Remove GET_PTL0_ADDRESS from kernel.
Update sparc64 comments in barrier.h.
756
6769 d 23 h
jermar
/kernel/trunk/
Memory management work.
Remove the last (i.e. 'root') argument from page_mapping_insert() and page_mapping_find().
Page table address is now extracted from the first (i.e. 'as') argument.
Add a lot of infrastructure to make the above possible.
sparc64 is now broken, most likely because of insufficient identity mapping of physical memory.
755
6770 d 22 h
jermar
/kernel/trunk/
Change page_mapping_find/insert interfaces to take as_t * as first argument
and not asid_t as second argument. This change was necessitated by the
removal of mapping array from as_area_t and the fact that an address
space doesn't have an ASID when it is created.
684
6793 d 8 h
jermar
/kernel/trunk/
Memory management work.
Move generic 4-level page table interface to genarch
and enable architectures to use different virtual memory
mechanisms (e.g. page hash tables).
Start page hash table support.
Switch ia64 and sparc64 to page hash tables.
Other architectures keep on using 4-level page table interface.