Subversion Repositories HelenOS

Rev

Go to most recent revision | Show changed files | Details | Compare with Previous | Blame | RSS feed

Filtering Options

Rev Age Author Path Log message Diff
3607 5689 d 5 h rimsky /branches/sparc/ Cleanup and minor fixes.  
3593 5693 d 6 h rimsky /branches/sparc/ Merged latest trunk changes into sparc branch.  
3591 5693 d 15 h rimsky /branches/sparc/ Making the code compatible also with US-IV (US-IV+) - TLB size based on CPU autodetection, cleanup of code waking up APs. General cleanup.  
3582 5698 d 20 h rimsky /branches/sparc/ Made changes making HelenOS run on US-IV CPUs. Minor refactoring of the SGCN driver.  
3549 5706 d 6 h rimsky /branches/sparc/ Implemented uspace Serengeti drivers for kbd and fb. Integrated with other parts of HelenOS. Now it is possible to play Tetris on a simulated Serengeti machine (usiii.simics).  
3514 5715 d 7 h rimsky /branches/sparc/ Input support added to SGCN driver, connected to HelenOS kernel (uspace TBD), so that kconsole is usable.  
3502 5716 d 8 h rimsky /branches/sparc/ Implemented Serengeti console driver (only output, input TBD), all output now goes to the console instead of Simics CLI window.  
3493 5724 d 8 h rimsky /branches/sparc/ More changes making the code US-III-conformant (mainly in mm).  
3492 5727 d 10 h rimsky /branches/sparc/ Changes in trunk merged into the sparc branch. SILO's ramdisk issue solved by the CONFIG_RD_EXTERNAL option.  
3489 5731 d 10 h rimsky /branches/sparc/ More files made conform the US-III specification. (Changes concern mainly TSB.)  
3479 5742 d 15 h rimsky /branches/sparc/ Names containing 'UPA' replaced with strings containing more general 'ICBUS'. SMART_FIRMWARE option replaced with CPU autodetection + new option CONFIG_A_OUT_ISOFS_B.  
3477 5746 d 10 h rimsky /branches/sparc/kernel/arch/sparc64/ comments  
3467 5749 d 8 h rimsky /branches/sparc/ SMP and CPU initialiation modified to work even with Serengeti OFW tree layout; support for output to the Simics CLI console added (see my blog); some header files modified to conform US-III definition. Now HelenOS (on the sample configuration - usiii.simics) is able to run some userspace tasks.  
3450 5753 d 8 h rimsky /branches/sparc/kernel/arch/sparc64/ Made tlb.h conform US-III specification.  
3440 5754 d 17 h rimsky /branches/sparc/kernel/arch/sparc64/ TLB modifications in order to make functions tlb_print and tlb_invalidate_all work correctly in US-III.  
3397 5759 d 16 h rimsky /branches/sparc/ Merged recent changes from trunk into the Sparc branch.  
3343 5783 d 12 h decky /branches/sparc/ add sparc branch  
3233 5806 d 14 h decky /trunk/ remove dummy page coloring facility, which is currenty not used  
3145 5848 d 21 h jermar /trunk/kernel/arch/sparc64/include/ On sparc64, when the operand to the FLUSH instruction doesn't matter, the
instruction's semantics is to flush the pipeline.
 
3134 5849 d 19 h jermar /trunk/kernel/arch/ Add smc_coherence_block().  
3133 5850 d 9 h jermar /trunk/kernel/arch/ Add smc_coherence() macro to all architectures.
So far, only amd64, ia32, ia64 and sparc64 are implemented.
 
3104 5857 d 22 h svoboda /trunk/kernel/ Declare arguments for memstr.h operations as pointers instead of uintptr_t.  
3071 5860 d 14 h decky /trunk/kernel/ reflect changes in generic code
proper formatting directives
coding style
 
3070 5860 d 14 h decky /trunk/kernel/arch/ introduce portable formatting directives
remove common types
 
2860 5909 d 9 h cejka /trunk/ Context handling unified for sparc64.  
2797 5921 d 9 h jermar /trunk/kernel/ Each architecture should only announce its endianity.
The conversion macros should be defined only once.
 
2794 5922 d 9 h jermar /trunk/kernel/ Add macros for byte swapping of uint16_t's.  
2725 5978 d 15 h decky /trunk/kernel/ remove config.memory_size, get_memory_size() and memory_init.{c|d}
the amount of available memory can be calculated from the sizes of the zones
add FRAMES2SIZE, SIZE2KB and SIZE2MB functions/macros (code readability)
 
2721 5979 d 15 h decky /trunk/kernel/ convert e820list to a generic physmem command  
2610 6060 d 13 h jermar /trunk/ Support for six syscall arguments for sparc64.
There is a minor stability issue which needs to be fixed (kernel panics upon entering kconsole from the
console task).
 
2510 6132 d 9 h jermar /trunk/kernel/ Experimental support for the cgsix framebuffer, which is found on old Ultra 1
worksations, and the SBUS bus and devices. Not tested.
 
2272 6271 d 11 h jermar /trunk/kernel/ Indentation and formatting fixes.  
2231 6281 d 13 h jermar /trunk/kernel/arch/sparc64/ Fix a nasty bug in the TLB miss handlers on sparc64.
After we no longer lock the kernel stack in the DTLB,
there is a real danger of nested DTLB misses. The nested
miss can very easily clobber the DTLB Tag Access register.
Therefore, the original miss may not read this register, but
it has to receive its value as an argument. The argument
value is saved in the trap table when it is guaranteed that
the nested TLB miss will not occur.
 
2216 6283 d 9 h decky /trunk/ make thread ID 64 bit (task ID is 64 bit already)
cleanup thread syscalls
 
2143 6293 d 14 h jermar /trunk/kernel/arch/sparc64/include/ Remove unneeded enum member.  
2141 6294 d 6 h jermar /trunk/ The Ultimate Solution To Illegal Virtual Aliases.
It is better to avoid them completely than to fight them.
Switch the sparc64 port to 16K pages. The TLBs and TSBs
continue to operate with 8K pages only. Page tables and
other generic parts operate with 16K pages.

Because the MMU doesn't support 16K directly, each 16K
page is emulated by a pair of 8K pages. With 16K pages,
illegal aliases cannot be created in 16K D-cache.
 
2134 6295 d 10 h jermar /trunk/kernel/ Reworked handling of illegal virtual aliases caused by frame reuse.
We moved the incomplete handling from backend's frame method to
backend's page_fault method. The page_fault method is the one that
can create an illegal alias if it writes the userspace frame using
kernel address with a different page color than the page to which is
this frame mapped in userspace. When we detect this, we do D-cache
shootdown on all processors (!!!).

If we add code that accesses userspace memory from kernel address
space, we will have to check for illegal virtual aliases at all such
places.

I tested this on a 4-way simulated E6500 and a real-world Ultra 5,
which has unfortunatelly only one processor.

This solves ticket #26.
 
2129 6330 d 9 h jermar /trunk/ Fix small problem in sparc64 port.

Bump version to 0.2.0.4 (Sunset).
 
2106 6346 d 16 h jermar /trunk/kernel/ Merge as_t structure into one and leave the differring parts in as_genarch_t.

Indentation and formatting changes in header files.
 
2105 6350 d 16 h decky /trunk/kernel/ move ipc structures to ipc.h