Subversion Repositories HelenOS-historic

Rev

Rev 869 | Rev 912 | Go to most recent revision | Blame | Compare with Previous | Last modification | View Log | Download | RSS feed

  1. /*
  2.  * Copyright (C) 2005 Jakub Jermar
  3.  * All rights reserved.
  4.  *
  5.  * Redistribution and use in source and binary forms, with or without
  6.  * modification, are permitted provided that the following conditions
  7.  * are met:
  8.  *
  9.  * - Redistributions of source code must retain the above copyright
  10.  *   notice, this list of conditions and the following disclaimer.
  11.  * - Redistributions in binary form must reproduce the above copyright
  12.  *   notice, this list of conditions and the following disclaimer in the
  13.  *   documentation and/or other materials provided with the distribution.
  14.  * - The name of the author may not be used to endorse or promote products
  15.  *   derived from this software without specific prior written permission.
  16.  *
  17.  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
  18.  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
  19.  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  20.  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
  21.  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  22.  * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  23.  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  24.  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  25.  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
  26.  * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  27.  */
  28.  
  29. #ifndef __ia64_REGISTER_H__
  30. #define __ia64_REGISTER_H__
  31.  
  32. #ifndef __ASM__
  33. #include <arch/types.h>
  34. #endif
  35.  
  36. #define CR_IVR_MASK 0xf
  37. #define PSR_IC_MASK 0x2000
  38. #define PSR_I_MASK  0x4000
  39. #define PSR_PK_MASK 0x8000
  40.  
  41. #define PSR_DT_MASK (1<<17)
  42. #define PSR_RT_MASK (1<<27)
  43. #define PSR_IT_MASK 0x0000001000000000
  44.  
  45. /** Application registers. */
  46. #define AR_KR0      0
  47. #define AR_KR1      1
  48. #define AR_KR2      2
  49. #define AR_KR3      3
  50. #define AR_KR4      4
  51. #define AR_KR5      5
  52. #define AR_KR6      6
  53. #define AR_KR7      7
  54. /* AR 8-15 reserved */
  55. #define AR_RSC      16
  56. #define AR_BSP      17
  57. #define AR_BSPSTORE 18
  58. #define AR_RNAT     19
  59. /* AR 20 reserved */
  60. #define AR_FCR      21
  61. /* AR 22-23 reserved */
  62. #define AR_EFLAG    24
  63. #define AR_CSD      25
  64. #define AR_SSD      26
  65. #define AR_CFLG     27
  66. #define AR_FSR      28
  67. #define AR_FIR      29
  68. #define AR_FDR      30
  69. /* AR 31 reserved */
  70. #define AR_CCV      32
  71. /* AR 33-35 reserved */
  72. #define AR_UNAT     36
  73. /* AR 37-39 reserved */
  74. #define AR_FPSR     40
  75. /* AR 41-43 reserved */
  76. #define AR_ITC      44
  77. /* AR 45-47 reserved */
  78. /* AR 48-63 ignored */
  79. #define AR_PFS      64
  80. #define AR_LC       65
  81. #define AR_EC       66
  82. /* AR 67-111 reserved */
  83. /* AR 112-127 ignored */
  84.  
  85. /** Control registers. */
  86. #define CR_DCR      0
  87. #define CR_ITM      1
  88. #define CR_IVA      2
  89. /* CR3-CR7 reserved */
  90. #define CR_PTA      8
  91. /* CR9-CR15 reserved */
  92. #define CR_IPSR     16
  93. #define CR_ISR      17
  94. /* CR18 reserved */
  95. #define CR_IIP      19
  96. #define CR_IFA      20
  97. #define CR_ITIR     21
  98. #define CR_IIPA     22
  99. #define CR_IFS      23
  100. #define CR_IIM      24
  101. #define CR_IHA      25
  102. /* CR26-CR63 reserved */
  103. #define CR_LID      64
  104. #define CR_IVR      65
  105. #define CR_TPR      66
  106. #define CR_EOI      67
  107. #define CR_IRR0     68
  108. #define CR_IRR1     69
  109. #define CR_IRR2     70
  110. #define CR_IRR3     71
  111. #define CR_ITV      72
  112. #define CR_PMV      73
  113. #define CR_CMCV     74
  114. /* CR75-CR79 reserved */
  115. #define CR_LRR0     80
  116. #define CR_LRR1     81
  117. /* CR82-CR127 reserved */
  118.  
  119. #ifndef __ASM__
  120. /** External Interrupt Vector Register */
  121. union cr_ivr {
  122.     __u8  vector;
  123.     __u64 value;
  124. };
  125.  
  126. typedef union cr_ivr cr_ivr_t;
  127.  
  128. /** Task Priority Register */
  129. union cr_tpr {
  130.     struct {
  131.         unsigned : 4;
  132.         unsigned mic: 4;        /**< Mask Interrupt Class. */
  133.         unsigned : 8;
  134.         unsigned mmi: 1;        /**< Mask Maskable Interrupts. */
  135.     } __attribute__ ((packed));
  136.     __u64 value;
  137. };
  138.  
  139. typedef union cr_tpr cr_tpr_t;
  140.  
  141. /** Interval Timer Vector */
  142. union cr_itv {
  143.     struct {
  144.         unsigned vector : 8;
  145.         unsigned : 4;
  146.         unsigned : 1;
  147.         unsigned : 3;
  148.         unsigned m : 1;         /**< Mask. */
  149.     } __attribute__ ((packed));
  150.     __u64 value;
  151. };
  152.  
  153. typedef union cr_itv cr_itv_t;
  154.  
  155. /** Interruption Status Register */
  156. union cr_isr {
  157.     struct {
  158.         union {
  159.             /** General Exception code field structuring. */
  160.             struct {
  161.                 unsigned ge_na : 4;
  162.                 unsigned ge_code : 4;
  163.             } __attribute__ ((packed));
  164.             __u16 code;
  165.         };
  166.         __u8 vector;
  167.         unsigned : 8;
  168.         unsigned x : 1;         /**< Execute exception. */
  169.         unsigned w : 1;         /**< Write exception. */
  170.         unsigned r : 1;         /**< Read exception. */
  171.         unsigned na : 1;        /**< Non-access exception. */
  172.         unsigned sp : 1;        /**< Speculative load exception. */
  173.         unsigned rs : 1;        /**< Register stack. */
  174.         unsigned ir : 1;        /**< Incomplete Register frame. */
  175.         unsigned ni : 1;        /**< Nested Interruption. */
  176.         unsigned so : 1;        /**< IA-32 Supervisor Override. */
  177.         unsigned ei : 2;        /**< Excepting Instruction. */
  178.         unsigned ed : 1;        /**< Exception Deferral. */
  179.         unsigned : 20;
  180.     } __attribute__ ((packed));
  181.     __u64 value;
  182. };
  183.  
  184. typedef union cr_isr cr_isr_t;
  185.  
  186. /** CPUID Register 3 */
  187. union cpuid3 {
  188.     struct {
  189.         __u8 number;
  190.         __u8 revision;
  191.         __u8 model;
  192.         __u8 family;
  193.         __u8 archrev;
  194.     } __attribute__ ((packed));
  195.     __u64 value;
  196. };
  197.  
  198. typedef union cpuid3 cpuid3_t;
  199.  
  200. #endif /* !__ASM__ */
  201.  
  202. #endif
  203.