Subversion Repositories HelenOS

Rev

Rev 2292 | Blame | Compare with Previous | Last modification | View Log | Download | RSS feed

  1. /*
  2.  * Copyright (c) 2005 Jakub Jermar
  3.  * All rights reserved.
  4.  *
  5.  * Redistribution and use in source and binary forms, with or without
  6.  * modification, are permitted provided that the following conditions
  7.  * are met:
  8.  *
  9.  * - Redistributions of source code must retain the above copyright
  10.  *   notice, this list of conditions and the following disclaimer.
  11.  * - Redistributions in binary form must reproduce the above copyright
  12.  *   notice, this list of conditions and the following disclaimer in the
  13.  *   documentation and/or other materials provided with the distribution.
  14.  * - The name of the author may not be used to endorse or promote products
  15.  *   derived from this software without specific prior written permission.
  16.  *
  17.  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
  18.  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
  19.  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  20.  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
  21.  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  22.  * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  23.  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  24.  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  25.  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
  26.  * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  27.  */
  28.  
  29. /** @addtogroup sparc64mm  
  30.  * @{
  31.  */
  32. /** @file
  33.  */
  34.  
  35. #include <arch/mm/tlb.h>
  36. #include <mm/tlb.h>
  37. #include <mm/as.h>
  38. #include <mm/asid.h>
  39. #include <arch/mm/frame.h>
  40. #include <arch/mm/page.h>
  41. #include <arch/mm/mmu.h>
  42. #include <arch/interrupt.h>
  43. #include <interrupt.h>
  44. #include <arch.h>
  45. #include <print.h>
  46. #include <arch/types.h>
  47. #include <config.h>
  48. #include <arch/trap/trap.h>
  49. #include <arch/trap/exception.h>
  50. #include <panic.h>
  51. #include <arch/asm.h>
  52.  
  53. #ifdef CONFIG_TSB
  54. #include <arch/mm/tsb.h>
  55. #endif
  56.  
  57. static void dtlb_pte_copy(pte_t *t, index_t index, bool ro);
  58. static void itlb_pte_copy(pte_t *t, index_t index);
  59. static void do_fast_instruction_access_mmu_miss_fault(istate_t *istate,
  60.     const char *str);
  61. static void do_fast_data_access_mmu_miss_fault(istate_t *istate,
  62.     tlb_tag_access_reg_t tag, const char *str);
  63. static void do_fast_data_access_protection_fault(istate_t *istate,
  64.     tlb_tag_access_reg_t tag, const char *str);
  65.  
  66. char *context_encoding[] = {
  67.     "Primary",
  68.     "Secondary",
  69.     "Nucleus",
  70.     "Reserved"
  71. };
  72.  
  73. void tlb_arch_init(void)
  74. {
  75.     /*
  76.      * Invalidate all non-locked DTLB and ITLB entries.
  77.      */
  78.     tlb_invalidate_all();
  79.  
  80.     /*
  81.      * Clear both SFSRs.
  82.      */
  83.     dtlb_sfsr_write(0);
  84.     itlb_sfsr_write(0);
  85. }
  86.  
  87. /** Insert privileged mapping into DMMU TLB.
  88.  *
  89.  * @param page Virtual page address.
  90.  * @param frame Physical frame address.
  91.  * @param pagesize Page size.
  92.  * @param locked True for permanent mappings, false otherwise.
  93.  * @param cacheable True if the mapping is cacheable, false otherwise.
  94.  */
  95. void dtlb_insert_mapping(uintptr_t page, uintptr_t frame, int pagesize,
  96.     bool locked, bool cacheable)
  97. {
  98.     tlb_tag_access_reg_t tag;
  99.     tlb_data_t data;
  100.     page_address_t pg;
  101.     frame_address_t fr;
  102.  
  103.     pg.address = page;
  104.     fr.address = frame;
  105.  
  106.     tag.value = ASID_KERNEL;
  107.     tag.vpn = pg.vpn;
  108.  
  109.     dtlb_tag_access_write(tag.value);
  110.  
  111.     data.value = 0;
  112.     data.v = true;
  113.     data.size = pagesize;
  114.     data.pfn = fr.pfn;
  115.     data.l = locked;
  116.     data.cp = cacheable;
  117. #ifdef CONFIG_VIRT_IDX_DCACHE
  118.     data.cv = cacheable;
  119. #endif /* CONFIG_VIRT_IDX_DCACHE */
  120.     data.p = true;
  121.     data.w = true;
  122.     data.g = false;
  123.  
  124.     dtlb_data_in_write(data.value);
  125. }
  126.  
  127. /** Copy PTE to TLB.
  128.  *
  129.  * @param t     Page Table Entry to be copied.
  130.  * @param index Zero if lower 8K-subpage, one if higher 8K-subpage.
  131.  * @param ro    If true, the entry will be created read-only, regardless of its
  132.  *      w field.
  133.  */
  134. void dtlb_pte_copy(pte_t *t, index_t index, bool ro)
  135. {
  136.     tlb_tag_access_reg_t tag;
  137.     tlb_data_t data;
  138.     page_address_t pg;
  139.     frame_address_t fr;
  140.  
  141.     pg.address = t->page + (index << MMU_PAGE_WIDTH);
  142.     fr.address = t->frame + (index << MMU_PAGE_WIDTH);
  143.  
  144.     tag.value = 0;
  145.     tag.context = t->as->asid;
  146.     tag.vpn = pg.vpn;
  147.  
  148.     dtlb_tag_access_write(tag.value);
  149.  
  150.     data.value = 0;
  151.     data.v = true;
  152.     data.size = PAGESIZE_8K;
  153.     data.pfn = fr.pfn;
  154.     data.l = false;
  155.     data.cp = t->c;
  156. #ifdef CONFIG_VIRT_IDX_DCACHE
  157.     data.cv = t->c;
  158. #endif /* CONFIG_VIRT_IDX_DCACHE */
  159.     data.p = t->k;      /* p like privileged */
  160.     data.w = ro ? false : t->w;
  161.     data.g = t->g;
  162.  
  163.     dtlb_data_in_write(data.value);
  164. }
  165.  
  166. /** Copy PTE to ITLB.
  167.  *
  168.  * @param t     Page Table Entry to be copied.
  169.  * @param index Zero if lower 8K-subpage, one if higher 8K-subpage.
  170.  */
  171. void itlb_pte_copy(pte_t *t, index_t index)
  172. {
  173.     tlb_tag_access_reg_t tag;
  174.     tlb_data_t data;
  175.     page_address_t pg;
  176.     frame_address_t fr;
  177.  
  178.     pg.address = t->page + (index << MMU_PAGE_WIDTH);
  179.     fr.address = t->frame + (index << MMU_PAGE_WIDTH);
  180.  
  181.     tag.value = 0;
  182.     tag.context = t->as->asid;
  183.     tag.vpn = pg.vpn;
  184.    
  185.     itlb_tag_access_write(tag.value);
  186.    
  187.     data.value = 0;
  188.     data.v = true;
  189.     data.size = PAGESIZE_8K;
  190.     data.pfn = fr.pfn;
  191.     data.l = false;
  192.     data.cp = t->c;
  193.     data.p = t->k;      /* p like privileged */
  194.     data.w = false;
  195.     data.g = t->g;
  196.    
  197.     itlb_data_in_write(data.value);
  198. }
  199.  
  200. /** ITLB miss handler. */
  201. void fast_instruction_access_mmu_miss(unative_t unused, istate_t *istate)
  202. {
  203.     uintptr_t va = ALIGN_DOWN(istate->tpc, PAGE_SIZE);
  204.     index_t index = (istate->tpc >> MMU_PAGE_WIDTH) % MMU_PAGES_PER_PAGE;
  205.     pte_t *t;
  206.  
  207.     page_table_lock(AS, true);
  208.     t = page_mapping_find(AS, va);
  209.     if (t && PTE_EXECUTABLE(t)) {
  210.         /*
  211.          * The mapping was found in the software page hash table.
  212.          * Insert it into ITLB.
  213.          */
  214.         t->a = true;
  215.         itlb_pte_copy(t, index);
  216. #ifdef CONFIG_TSB
  217.         itsb_pte_copy(t, index);
  218. #endif
  219.         page_table_unlock(AS, true);
  220.     } else {
  221.         /*
  222.          * Forward the page fault to the address space page fault
  223.          * handler.
  224.          */    
  225.         page_table_unlock(AS, true);
  226.         if (as_page_fault(va, PF_ACCESS_EXEC, istate) == AS_PF_FAULT) {
  227.             do_fast_instruction_access_mmu_miss_fault(istate,
  228.                 __FUNCTION__);
  229.         }
  230.     }
  231. }
  232.  
  233. /** DTLB miss handler.
  234.  *
  235.  * Note that some faults (e.g. kernel faults) were already resolved by the
  236.  * low-level, assembly language part of the fast_data_access_mmu_miss handler.
  237.  *
  238.  * @param tag Content of the TLB Tag Access register as it existed when the
  239.  *    trap happened. This is to prevent confusion created by clobbered
  240.  *    Tag Access register during a nested DTLB miss.
  241.  * @param istate Interrupted state saved on the stack.
  242.  */
  243. void fast_data_access_mmu_miss(tlb_tag_access_reg_t tag, istate_t *istate)
  244. {
  245.     uintptr_t va;
  246.     index_t index;
  247.     pte_t *t;
  248.  
  249.     va = ALIGN_DOWN((uint64_t) tag.vpn << MMU_PAGE_WIDTH, PAGE_SIZE);
  250.     index = tag.vpn % MMU_PAGES_PER_PAGE;
  251.  
  252.     if (tag.context == ASID_KERNEL) {
  253.         if (!tag.vpn) {
  254.             /* NULL access in kernel */
  255.             do_fast_data_access_mmu_miss_fault(istate, tag,
  256.                 __FUNCTION__);
  257.         }
  258.         do_fast_data_access_mmu_miss_fault(istate, tag, "Unexpected "
  259.             "kernel page fault.");
  260.     }
  261.  
  262.     page_table_lock(AS, true);
  263.     t = page_mapping_find(AS, va);
  264.     if (t) {
  265.         /*
  266.          * The mapping was found in the software page hash table.
  267.          * Insert it into DTLB.
  268.          */
  269.         t->a = true;
  270.         dtlb_pte_copy(t, index, true);
  271. #ifdef CONFIG_TSB
  272.         dtsb_pte_copy(t, index, true);
  273. #endif
  274.         page_table_unlock(AS, true);
  275.     } else {
  276.         /*
  277.          * Forward the page fault to the address space page fault
  278.          * handler.
  279.          */    
  280.         page_table_unlock(AS, true);
  281.         if (as_page_fault(va, PF_ACCESS_READ, istate) == AS_PF_FAULT) {
  282.             do_fast_data_access_mmu_miss_fault(istate, tag,
  283.                 __FUNCTION__);
  284.         }
  285.     }
  286. }
  287.  
  288. /** DTLB protection fault handler.
  289.  *
  290.  * @param tag Content of the TLB Tag Access register as it existed when the
  291.  *    trap happened. This is to prevent confusion created by clobbered
  292.  *    Tag Access register during a nested DTLB miss.
  293.  * @param istate Interrupted state saved on the stack.
  294.  */
  295. void fast_data_access_protection(tlb_tag_access_reg_t tag, istate_t *istate)
  296. {
  297.     uintptr_t va;
  298.     index_t index;
  299.     pte_t *t;
  300.  
  301.     va = ALIGN_DOWN((uint64_t) tag.vpn << MMU_PAGE_WIDTH, PAGE_SIZE);
  302.     index = tag.vpn % MMU_PAGES_PER_PAGE;   /* 16K-page emulation */
  303.  
  304.     page_table_lock(AS, true);
  305.     t = page_mapping_find(AS, va);
  306.     if (t && PTE_WRITABLE(t)) {
  307.         /*
  308.          * The mapping was found in the software page hash table and is
  309.          * writable. Demap the old mapping and insert an updated mapping
  310.          * into DTLB.
  311.          */
  312.         t->a = true;
  313.         t->d = true;
  314.         dtlb_demap(TLB_DEMAP_PAGE, TLB_DEMAP_SECONDARY,
  315.             va + index * MMU_PAGE_SIZE);
  316.         dtlb_pte_copy(t, index, false);
  317. #ifdef CONFIG_TSB
  318.         dtsb_pte_copy(t, index, false);
  319. #endif
  320.         page_table_unlock(AS, true);
  321.     } else {
  322.         /*
  323.          * Forward the page fault to the address space page fault
  324.          * handler.
  325.          */    
  326.         page_table_unlock(AS, true);
  327.         if (as_page_fault(va, PF_ACCESS_WRITE, istate) == AS_PF_FAULT) {
  328.             do_fast_data_access_protection_fault(istate, tag,
  329.                 __FUNCTION__);
  330.         }
  331.     }
  332. }
  333.  
  334. /** Print contents of both TLBs. */
  335. void tlb_print(void)
  336. {
  337.     int i;
  338.     tlb_data_t d;
  339.     tlb_tag_read_reg_t t;
  340.    
  341.     printf("I-TLB contents:\n");
  342.     for (i = 0; i < ITLB_ENTRY_COUNT; i++) {
  343.         d.value = itlb_data_access_read(i);
  344.         t.value = itlb_tag_read_read(i);
  345.  
  346.         printf("%d: vpn=%#llx, context=%d, v=%d, size=%d, nfo=%d, "
  347.             "ie=%d, soft2=%#x, diag=%#x, pfn=%#x, soft=%#x, l=%d, "
  348.             "cp=%d, cv=%d, e=%d, p=%d, w=%d, g=%d\n", i, t.vpn,
  349.             t.context, d.v, d.size, d.nfo, d.ie, d.soft2, d.diag,
  350.             d.pfn, d.soft, d.l, d.cp, d.cv, d.e, d.p, d.w, d.g);
  351.     }
  352.  
  353.     printf("D-TLB contents:\n");
  354.     for (i = 0; i < DTLB_ENTRY_COUNT; i++) {
  355.         d.value = dtlb_data_access_read(i);
  356.         t.value = dtlb_tag_read_read(i);
  357.        
  358.         printf("%d: vpn=%#llx, context=%d, v=%d, size=%d, nfo=%d, "
  359.             "ie=%d, soft2=%#x, diag=%#x, pfn=%#x, soft=%#x, l=%d, "
  360.             "cp=%d, cv=%d, e=%d, p=%d, w=%d, g=%d\n", i, t.vpn,
  361.             t.context, d.v, d.size, d.nfo, d.ie, d.soft2, d.diag,
  362.             d.pfn, d.soft, d.l, d.cp, d.cv, d.e, d.p, d.w, d.g);
  363.     }
  364.  
  365. }
  366.  
  367. void do_fast_instruction_access_mmu_miss_fault(istate_t *istate,
  368.     const char *str)
  369. {
  370.     fault_if_from_uspace(istate, "%s\n", str);
  371.     dump_istate(istate);
  372.     panic("%s\n", str);
  373. }
  374.  
  375. void do_fast_data_access_mmu_miss_fault(istate_t *istate,
  376.     tlb_tag_access_reg_t tag, const char *str)
  377. {
  378.     uintptr_t va;
  379.  
  380.     va = tag.vpn << MMU_PAGE_WIDTH;
  381.     if (tag.context) {
  382.         fault_if_from_uspace(istate, "%s, Page=%p (ASID=%d)\n", str, va,
  383.             tag.context);
  384.     }
  385.     dump_istate(istate);
  386.     printf("Faulting page: %p, ASID=%d\n", va, tag.context);
  387.     panic("%s\n", str);
  388. }
  389.  
  390. void do_fast_data_access_protection_fault(istate_t *istate,
  391.     tlb_tag_access_reg_t tag, const char *str)
  392. {
  393.     uintptr_t va;
  394.  
  395.     va = tag.vpn << MMU_PAGE_WIDTH;
  396.  
  397.     if (tag.context) {
  398.         fault_if_from_uspace(istate, "%s, Page=%p (ASID=%d)\n", str, va,
  399.             tag.context);
  400.     }
  401.     printf("Faulting page: %p, ASID=%d\n", va, tag.context);
  402.     dump_istate(istate);
  403.     panic("%s\n", str);
  404. }
  405.  
  406. void dump_sfsr_and_sfar(void)
  407. {
  408.     tlb_sfsr_reg_t sfsr;
  409.     uintptr_t sfar;
  410.  
  411.     sfsr.value = dtlb_sfsr_read();
  412.     sfar = dtlb_sfar_read();
  413.    
  414.     printf("DTLB SFSR: asi=%#x, ft=%#x, e=%d, ct=%d, pr=%d, w=%d, ow=%d, "
  415.         "fv=%d\n", sfsr.asi, sfsr.ft, sfsr.e, sfsr.ct, sfsr.pr, sfsr.w,
  416.         sfsr.ow, sfsr.fv);
  417.     printf("DTLB SFAR: address=%p\n", sfar);
  418.    
  419.     dtlb_sfsr_write(0);
  420. }
  421.  
  422. /** Invalidate all unlocked ITLB and DTLB entries. */
  423. void tlb_invalidate_all(void)
  424. {
  425.     int i;
  426.     tlb_data_t d;
  427.     tlb_tag_read_reg_t t;
  428.  
  429.     /*
  430.      * Walk all ITLB and DTLB entries and remove all unlocked mappings.
  431.      *
  432.      * The kernel doesn't use global mappings so any locked global mappings
  433.      * found  must have been created by someone else. Their only purpose now
  434.      * is to collide with proper mappings. Invalidate immediately. It should
  435.      * be safe to invalidate them as late as now.
  436.      */
  437.  
  438.     for (i = 0; i < ITLB_ENTRY_COUNT; i++) {
  439.         d.value = itlb_data_access_read(i);
  440.         if (!d.l || d.g) {
  441.             t.value = itlb_tag_read_read(i);
  442.             d.v = false;
  443.             itlb_tag_access_write(t.value);
  444.             itlb_data_access_write(i, d.value);
  445.         }
  446.     }
  447.    
  448.     for (i = 0; i < DTLB_ENTRY_COUNT; i++) {
  449.         d.value = dtlb_data_access_read(i);
  450.         if (!d.l || d.g) {
  451.             t.value = dtlb_tag_read_read(i);
  452.             d.v = false;
  453.             dtlb_tag_access_write(t.value);
  454.             dtlb_data_access_write(i, d.value);
  455.         }
  456.     }
  457.    
  458. }
  459.  
  460. /** Invalidate all ITLB and DTLB entries that belong to specified ASID
  461.  * (Context).
  462.  *
  463.  * @param asid Address Space ID.
  464.  */
  465. void tlb_invalidate_asid(asid_t asid)
  466. {
  467.     tlb_context_reg_t pc_save, ctx;
  468.    
  469.     /* switch to nucleus because we are mapped by the primary context */
  470.     nucleus_enter();
  471.    
  472.     ctx.v = pc_save.v = mmu_primary_context_read();
  473.     ctx.context = asid;
  474.     mmu_primary_context_write(ctx.v);
  475.    
  476.     itlb_demap(TLB_DEMAP_CONTEXT, TLB_DEMAP_PRIMARY, 0);
  477.     dtlb_demap(TLB_DEMAP_CONTEXT, TLB_DEMAP_PRIMARY, 0);
  478.    
  479.     mmu_primary_context_write(pc_save.v);
  480.    
  481.     nucleus_leave();
  482. }
  483.  
  484. /** Invalidate all ITLB and DTLB entries for specified page range in specified
  485.  * address space.
  486.  *
  487.  * @param asid Address Space ID.
  488.  * @param page First page which to sweep out from ITLB and DTLB.
  489.  * @param cnt Number of ITLB and DTLB entries to invalidate.
  490.  */
  491. void tlb_invalidate_pages(asid_t asid, uintptr_t page, count_t cnt)
  492. {
  493.     int i;
  494.     tlb_context_reg_t pc_save, ctx;
  495.    
  496.     /* switch to nucleus because we are mapped by the primary context */
  497.     nucleus_enter();
  498.    
  499.     ctx.v = pc_save.v = mmu_primary_context_read();
  500.     ctx.context = asid;
  501.     mmu_primary_context_write(ctx.v);
  502.    
  503.     for (i = 0; i < cnt * MMU_PAGES_PER_PAGE; i++) {
  504.         itlb_demap(TLB_DEMAP_PAGE, TLB_DEMAP_PRIMARY,
  505.             page + i * MMU_PAGE_SIZE);
  506.         dtlb_demap(TLB_DEMAP_PAGE, TLB_DEMAP_PRIMARY,
  507.             page + i * MMU_PAGE_SIZE);
  508.     }
  509.    
  510.     mmu_primary_context_write(pc_save.v);
  511.    
  512.     nucleus_leave();
  513. }
  514.  
  515. /** @}
  516.  */
  517.