Subversion Repositories HelenOS

Rev

Rev 1852 | Rev 1860 | Go to most recent revision | Blame | Compare with Previous | Last modification | View Log | Download | RSS feed

  1. /*
  2.  * Copyright (C) 2006 Jakub Jermar
  3.  * All rights reserved.
  4.  *
  5.  * Redistribution and use in source and binary forms, with or without
  6.  * modification, are permitted provided that the following conditions
  7.  * are met:
  8.  *
  9.  * - Redistributions of source code must retain the above copyright
  10.  *   notice, this list of conditions and the following disclaimer.
  11.  * - Redistributions in binary form must reproduce the above copyright
  12.  *   notice, this list of conditions and the following disclaimer in the
  13.  *   documentation and/or other materials provided with the distribution.
  14.  * - The name of the author may not be used to endorse or promote products
  15.  *   derived from this software without specific prior written permission.
  16.  *
  17.  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
  18.  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
  19.  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  20.  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
  21.  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  22.  * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  23.  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  24.  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  25.  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
  26.  * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  27.  */
  28.  
  29. /** @addtogroup sparc64interrupt
  30.  * @{
  31.  */
  32. /**
  33.  * @file
  34.  * @brief This file contains fast MMU trap handlers.
  35.  */
  36.  
  37. #ifndef KERN_sparc64_MMU_TRAP_H_
  38. #define KERN_sparc64_MMU_TRAP_H_
  39.  
  40. #include <arch/stack.h>
  41. #include <arch/regdef.h>
  42. #include <arch/mm/tlb.h>
  43. #include <arch/mm/mmu.h>
  44. #include <arch/mm/tte.h>
  45.  
  46. #define TT_FAST_INSTRUCTION_ACCESS_MMU_MISS 0x64
  47. #define TT_FAST_DATA_ACCESS_MMU_MISS        0x68
  48. #define TT_FAST_DATA_ACCESS_PROTECTION      0x6c
  49.  
  50. #define FAST_MMU_HANDLER_SIZE           128
  51.  
  52. #ifdef __ASM__
  53. .macro FAST_INSTRUCTION_ACCESS_MMU_MISS_HANDLER
  54.     /*
  55.      * First, try to refill TLB from TSB.
  56.      */
  57.     ! TODO
  58.  
  59.     wrpr %g0, PSTATE_PRIV_BIT | PSTATE_AG_BIT, %pstate
  60.     PREEMPTIBLE_HANDLER fast_instruction_access_mmu_miss
  61. .endm
  62.  
  63. .macro FAST_DATA_ACCESS_MMU_MISS_HANDLER
  64.     /*
  65.      * First, try to refill TLB from TSB.
  66.      */
  67.     ! TODO
  68.  
  69.     /*
  70.      * Second, test if it is the portion of the kernel address space
  71.      * which is faulting. If that is the case, immediately create
  72.      * identity mapping for that page in DTLB. VPN 0 is excluded from
  73.      * this treatment.
  74.      *
  75.      * Note that branch-delay slots are used in order to save space.
  76.      */
  77. 0:
  78.     mov VA_DMMU_TAG_ACCESS, %g1
  79.     ldxa [%g1] ASI_DMMU, %g1            ! read the faulting Context and VPN
  80.     set TLB_TAG_ACCESS_CONTEXT_MASK, %g2
  81.     andcc %g1, %g2, %g3             ! get Context
  82.     bnz 0f                      ! Context is non-zero
  83.     andncc %g1, %g2, %g3                ! get page address into %g3
  84.     bz 0f                       ! page address is zero
  85.  
  86.     or %g3, (TTE_CP|TTE_P|TTE_W), %g2       ! 8K pages are the default (encoded as 0)
  87.         set 1, %g3
  88.         sllx %g3, TTE_V_SHIFT, %g3
  89.         or %g2, %g3, %g2
  90.     stxa %g2, [%g0] ASI_DTLB_DATA_IN_REG        ! identity map the kernel page
  91.     retry
  92.  
  93.     /*
  94.      * Third, catch and handle special cases when the trap is caused by
  95.      * some register window trap handler.
  96.      */
  97. 0:
  98.     ! TODO
  99.  
  100. 0:
  101.     wrpr %g0, PSTATE_PRIV_BIT | PSTATE_AG_BIT, %pstate
  102.     PREEMPTIBLE_HANDLER fast_data_access_mmu_miss
  103. .endm
  104.  
  105. .macro FAST_DATA_ACCESS_PROTECTION_HANDLER
  106.     wrpr %g0, PSTATE_PRIV_BIT | PSTATE_AG_BIT, %pstate
  107.     PREEMPTIBLE_HANDLER fast_data_access_protection
  108. .endm
  109. #endif /* __ASM__ */
  110.  
  111. #endif
  112.  
  113. /** @}
  114.  */
  115.