Subversion Repositories HelenOS

Rev

Rev 1787 | Rev 2071 | Go to most recent revision | Blame | Compare with Previous | Last modification | View Log | Download | RSS feed

  1. /*
  2.  * Copyright (C) 2001-2004 Jakub Jermar
  3.  * Copyright (C) 2005-2006 Ondrej Palkovsky
  4.  * All rights reserved.
  5.  *
  6.  * Redistribution and use in source and binary forms, with or without
  7.  * modification, are permitted provided that the following conditions
  8.  * are met:
  9.  *
  10.  * - Redistributions of source code must retain the above copyright
  11.  *   notice, this list of conditions and the following disclaimer.
  12.  * - Redistributions in binary form must reproduce the above copyright
  13.  *   notice, this list of conditions and the following disclaimer in the
  14.  *   documentation and/or other materials provided with the distribution.
  15.  * - The name of the author may not be used to endorse or promote products
  16.  *   derived from this software without specific prior written permission.
  17.  *
  18.  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
  19.  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
  20.  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  21.  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
  22.  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  23.  * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  24.  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  25.  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  26.  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
  27.  * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  28.  */
  29.  
  30. /** @addtogroup amd64  
  31.  * @{
  32.  */
  33. /** @file
  34.  */
  35.  
  36. #include <arch/pm.h>
  37. #include <arch/mm/page.h>
  38. #include <arch/types.h>
  39. #include <arch/interrupt.h>
  40. #include <arch/asm.h>
  41. #include <interrupt.h>
  42. #include <mm/as.h>
  43.  
  44. #include <config.h>
  45.  
  46. #include <memstr.h>
  47. #include <mm/slab.h>
  48. #include <debug.h>
  49.  
  50. /*
  51.  * There is no segmentation in long mode so we set up flat mode. In this
  52.  * mode, we use, for each privilege level, two segments spanning the
  53.  * whole memory. One is for code and one is for data.
  54.  */
  55.  
  56. descriptor_t gdt[GDT_ITEMS] = {
  57.     /* NULL descriptor */
  58.     { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
  59.     /* KTEXT descriptor */
  60.     { .limit_0_15  = 0xffff,
  61.       .base_0_15   = 0,
  62.       .base_16_23  = 0,
  63.       .access      = AR_PRESENT | AR_CODE | DPL_KERNEL | AR_READABLE ,
  64.       .limit_16_19 = 0xf,
  65.       .available   = 0,
  66.       .longmode    = 1,
  67.       .special     = 0,
  68.       .granularity = 1,
  69.       .base_24_31  = 0 },
  70.     /* KDATA descriptor */
  71.     { .limit_0_15  = 0xffff,
  72.       .base_0_15   = 0,
  73.       .base_16_23  = 0,
  74.       .access      = AR_PRESENT | AR_DATA | AR_WRITABLE | DPL_KERNEL,
  75.       .limit_16_19 = 0xf,
  76.       .available   = 0,
  77.       .longmode    = 0,
  78.       .special     = 0,
  79.       .granularity = 1,
  80.       .base_24_31  = 0 },
  81.     /* UDATA descriptor */
  82.     { .limit_0_15  = 0xffff,
  83.       .base_0_15   = 0,
  84.       .base_16_23  = 0,
  85.       .access      = AR_PRESENT | AR_DATA | AR_WRITABLE | DPL_USER,
  86.       .limit_16_19 = 0xf,
  87.       .available   = 0,
  88.       .longmode    = 0,
  89.       .special     = 1,
  90.       .granularity = 1,
  91.       .base_24_31  = 0 },
  92.     /* UTEXT descriptor */
  93.     { .limit_0_15  = 0xffff,
  94.       .base_0_15   = 0,
  95.       .base_16_23  = 0,
  96.       .access      = AR_PRESENT | AR_CODE | DPL_USER,
  97.       .limit_16_19 = 0xf,
  98.       .available   = 0,
  99.       .longmode    = 1,
  100.       .special     = 0,
  101.       .granularity = 1,
  102.       .base_24_31  = 0 },
  103.     /* KTEXT 32-bit protected, for protected mode before long mode */
  104.     { .limit_0_15  = 0xffff,
  105.       .base_0_15   = 0,
  106.       .base_16_23  = 0,
  107.       .access      = AR_PRESENT | AR_CODE | DPL_KERNEL | AR_READABLE,
  108.       .limit_16_19 = 0xf,
  109.       .available   = 0,
  110.       .longmode    = 0,
  111.       .special     = 1,
  112.       .granularity = 1,
  113.       .base_24_31  = 0 },
  114.     /* TSS descriptor - set up will be completed later,
  115.      * on AMD64 it is 64-bit - 2 items in table */
  116.     { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
  117.     { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
  118.     /* VESA Init descriptor */
  119. #ifdef CONFIG_FB   
  120.     { 0xffff, 0, VESA_INIT_SEGMENT>>12, AR_PRESENT | AR_CODE | DPL_KERNEL, 0xf, 0, 0, 0, 0, 0 }
  121. #endif
  122. };
  123.  
  124. idescriptor_t idt[IDT_ITEMS];
  125.  
  126. ptr_16_64_t gdtr = {.limit = sizeof(gdt), .base= (uint64_t) gdt };
  127. ptr_16_64_t idtr = {.limit = sizeof(idt), .base= (uint64_t) idt };
  128.  
  129. static tss_t tss;
  130. tss_t *tss_p = NULL;
  131.  
  132. void gdt_tss_setbase(descriptor_t *d, uintptr_t base)
  133. {
  134.     tss_descriptor_t *td = (tss_descriptor_t *) d;
  135.  
  136.     td->base_0_15 = base & 0xffff;
  137.     td->base_16_23 = ((base) >> 16) & 0xff;
  138.     td->base_24_31 = ((base) >> 24) & 0xff;
  139.     td->base_32_63 = ((base) >> 32);
  140. }
  141.  
  142. void gdt_tss_setlimit(descriptor_t *d, uint32_t limit)
  143. {
  144.     struct tss_descriptor *td = (tss_descriptor_t *) d;
  145.  
  146.     td->limit_0_15 = limit & 0xffff;
  147.     td->limit_16_19 = (limit >> 16) & 0xf;
  148. }
  149.  
  150. void idt_setoffset(idescriptor_t *d, uintptr_t offset)
  151. {
  152.     /*
  153.      * Offset is a linear address.
  154.      */
  155.     d->offset_0_15 = offset & 0xffff;
  156.     d->offset_16_31 = offset >> 16 & 0xffff;
  157.     d->offset_32_63 = offset >> 32;
  158. }
  159.  
  160. void tss_initialize(tss_t *t)
  161. {
  162.     memsetb((uintptr_t) t, sizeof(tss_t), 0);
  163. }
  164.  
  165. /*
  166.  * This function takes care of proper setup of IDT and IDTR.
  167.  */
  168. void idt_init(void)
  169. {
  170.     idescriptor_t *d;
  171.     int i;
  172.  
  173.     for (i = 0; i < IDT_ITEMS; i++) {
  174.         d = &idt[i];
  175.  
  176.         d->unused = 0;
  177.         d->selector = gdtselector(KTEXT_DES);
  178.  
  179.         d->present = 1;
  180.         d->type = AR_INTERRUPT; /* masking interrupt */
  181.  
  182.         idt_setoffset(d, ((uintptr_t) interrupt_handlers) + i*interrupt_handler_size);
  183.         exc_register(i, "undef", (iroutine)null_interrupt);
  184.     }
  185.  
  186.     exc_register( 7, "nm_fault", nm_fault);
  187.     exc_register(12, "ss_fault", ss_fault);
  188.     exc_register(13, "gp_fault", gp_fault);
  189.     exc_register(14, "ident_mapper", ident_page_fault);
  190. }
  191.  
  192. /** Initialize segmentation - code/data/idt tables
  193.  *
  194.  */
  195. void pm_init(void)
  196. {
  197.     descriptor_t *gdt_p = (struct descriptor *) gdtr.base;
  198.     tss_descriptor_t *tss_desc;
  199.  
  200.     /*
  201.      * Each CPU has its private GDT and TSS.
  202.      * All CPUs share one IDT.
  203.      */
  204.  
  205.     if (config.cpu_active == 1) {
  206.         idt_init();
  207.         /*
  208.          * NOTE: bootstrap CPU has statically allocated TSS, because
  209.          * the heap hasn't been initialized so far.
  210.          */
  211.         tss_p = &tss;
  212.     }
  213.     else {
  214.         /* We are going to use malloc, which may return
  215.          * non boot-mapped pointer, initialize the CR3 register
  216.          * ahead of page_init */
  217.         write_cr3((uintptr_t) AS_KERNEL->page_table);
  218.  
  219.         tss_p = (struct tss *) malloc(sizeof(tss_t), FRAME_ATOMIC);
  220.         if (!tss_p)
  221.             panic("could not allocate TSS\n");
  222.     }
  223.  
  224.     tss_initialize(tss_p);
  225.  
  226.     tss_desc = (tss_descriptor_t *) (&gdt_p[TSS_DES]);
  227.     tss_desc->present = 1;
  228.     tss_desc->type = AR_TSS;
  229.     tss_desc->dpl = PL_KERNEL;
  230.    
  231.     gdt_tss_setbase(&gdt_p[TSS_DES], (uintptr_t) tss_p);
  232.     gdt_tss_setlimit(&gdt_p[TSS_DES], TSS_BASIC_SIZE - 1);
  233.  
  234.     gdtr_load(&gdtr);
  235.     idtr_load(&idtr);
  236.     /*
  237.      * As of this moment, the current CPU has its own GDT pointing
  238.      * to its own TSS. We just need to load the TR register.
  239.      */
  240.     tr_load(gdtselector(TSS_DES));
  241. }
  242.  
  243. /** @}
  244.  */
  245.