Subversion Repositories HelenOS

Rev

Rev 348 | Rev 501 | Go to most recent revision | Blame | Compare with Previous | Last modification | View Log | Download | RSS feed

  1. /*
  2.  * Copyright (C) 2005 Jakub Jermar
  3.  * All rights reserved.
  4.  *
  5.  * Redistribution and use in source and binary forms, with or without
  6.  * modification, are permitted provided that the following conditions
  7.  * are met:
  8.  *
  9.  * - Redistributions of source code must retain the above copyright
  10.  *   notice, this list of conditions and the following disclaimer.
  11.  * - Redistributions in binary form must reproduce the above copyright
  12.  *   notice, this list of conditions and the following disclaimer in the
  13.  *   documentation and/or other materials provided with the distribution.
  14.  * - The name of the author may not be used to endorse or promote products
  15.  *   derived from this software without specific prior written permission.
  16.  *
  17.  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
  18.  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
  19.  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  20.  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
  21.  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  22.  * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  23.  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  24.  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  25.  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
  26.  * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  27.  */
  28.  
  29. #ifndef __amd64_ASM_H__
  30. #define __amd64_ASM_H__
  31.  
  32. #include <arch/types.h>
  33. #include <config.h>
  34.  
  35.  
  36. void asm_delay_loop(__u32 t);
  37. void asm_fake_loop(__u32 t);
  38.  
  39. /** Return base address of current stack.
  40.  *
  41.  * Return the base address of the current stack.
  42.  * The stack is assumed to be STACK_SIZE bytes long.
  43.  * The stack must start on page boundary.
  44.  */
  45. static inline __address get_stack_base(void)
  46. {
  47.     __address v;
  48.    
  49.     __asm__ volatile ("andq %%rsp, %0\n" : "=r" (v) : "0" (~((__u64)STACK_SIZE-1)));
  50.    
  51.     return v;
  52. }
  53.  
  54. static inline void cpu_sleep(void) { __asm__ volatile ("hlt\n"); };
  55. static inline void cpu_halt(void) { __asm__ volatile ("hlt\n"); };
  56.  
  57.  
  58. static inline __u8 inb(__u16 port)
  59. {
  60.     __u8 out;
  61.  
  62.     __asm__ volatile (
  63.         "mov %1, %%dx\n"
  64.         "inb %%dx,%%al\n"
  65.         "mov %%al, %0\n"
  66.         :"=m"(out)
  67.         :"m"(port)
  68.         :"%rdx","%rax"
  69.         );
  70.     return out;
  71. }
  72.  
  73. static inline __u8 outb(__u16 port,__u8 b)
  74. {
  75.     __asm__ volatile (
  76.         "mov %0,%%dx\n"
  77.         "mov %1,%%al\n"
  78.         "outb %%al,%%dx\n"
  79.         :
  80.         :"m"( port), "m" (b)
  81.         :"%rdx","%rax"
  82.         );
  83. }
  84.  
  85. /** Enable interrupts.
  86.  *
  87.  * Enable interrupts and return previous
  88.  * value of EFLAGS.
  89.  *
  90.  * @return Old interrupt priority level.
  91.  */
  92. static inline ipl_t interrupts_enable(void) {
  93.     ipl_t v;
  94.     __asm__ volatile (
  95.         "pushfq\n"
  96.         "popq %0\n"
  97.         "sti\n"
  98.         : "=r" (v)
  99.     );
  100.     return v;
  101. }
  102.  
  103. /** Disable interrupts.
  104.  *
  105.  * Disable interrupts and return previous
  106.  * value of EFLAGS.
  107.  *
  108.  * @return Old interrupt priority level.
  109.  */
  110. static inline ipl_t interrupts_disable(void) {
  111.     ipl_t v;
  112.     __asm__ volatile (
  113.         "pushfq\n"
  114.         "popq %0\n"
  115.         "cli\n"
  116.         : "=r" (v)
  117.         );
  118.     return v;
  119. }
  120.  
  121. /** Restore interrupt priority level.
  122.  *
  123.  * Restore EFLAGS.
  124.  *
  125.  * @param ipl Saved interrupt priority level.
  126.  */
  127. static inline void interrupts_restore(ipl_t ipl) {
  128.     __asm__ volatile (
  129.         "pushq %0\n"
  130.         "popfq\n"
  131.         : : "r" (ipl)
  132.         );
  133. }
  134.  
  135. /** Return interrupt priority level.
  136.  *
  137.  * Return EFLAFS.
  138.  *
  139.  * @return Current interrupt priority level.
  140.  */
  141. static inline ipl_t interrupts_read(void) {
  142.     ipl_t v;
  143.     __asm__ volatile (
  144.         "pushfq\n"
  145.         "popq %0\n"
  146.         : "=r" (v)
  147.     );
  148.     return v;
  149. }
  150.  
  151. /** Read CR0
  152.  *
  153.  * Return value in CR0
  154.  *
  155.  * @return Value read.
  156.  */
  157. static inline __u64 read_cr0(void)
  158. {
  159.     __u64 v;
  160.     __asm__ volatile ("movq %%cr0,%0\n" : "=r" (v));
  161.     return v;
  162. }
  163.  
  164. /** Read CR2
  165.  *
  166.  * Return value in CR2
  167.  *
  168.  * @return Value read.
  169.  */
  170. static inline __u64 read_cr2(void)
  171. {
  172.     __u64 v;
  173.     __asm__ volatile ("movq %%cr2,%0\n" : "=r" (v));
  174.     return v;
  175. }
  176.  
  177. /** Write CR3
  178.  *
  179.  * Write value to CR3.
  180.  *
  181.  * @param v Value to be written.
  182.  */
  183. static inline void write_cr3(__u64 v)
  184. {
  185.     __asm__ volatile ("movq %0,%%cr3\n" : : "r" (v));
  186. }
  187.  
  188. /** Read CR3
  189.  *
  190.  * Return value in CR3
  191.  *
  192.  * @return Value read.
  193.  */
  194. static inline __u64 read_cr3(void)
  195. {
  196.     __u64 v;
  197.     __asm__ volatile ("movq %%cr3,%0" : "=r" (v));
  198.     return v;
  199. }
  200.  
  201.  
  202. /** Enable local APIC
  203.  *
  204.  * Enable local APIC in MSR.
  205.  */
  206. static inline void enable_l_apic_in_msr()
  207. {
  208.     __asm__ volatile (
  209.         "movl $0x1b, %%ecx\n"
  210.         "rdmsr\n"
  211.         "orl $(1<<11),%%eax\n"
  212.         "orl $(0xfee00000),%%eax\n"
  213.         "wrmsr\n"
  214.         :
  215.         :
  216.         :"%eax","%ecx","%edx"
  217.         );
  218. }
  219.  
  220. extern size_t interrupt_handler_size;
  221. extern void interrupt_handlers(void);
  222.  
  223. #endif
  224.