Subversion Repositories HelenOS-historic

Rev

Rev 693 | Rev 958 | Go to most recent revision | Blame | Compare with Previous | Last modification | View Log | Download | RSS feed

  1. /*
  2.  * Copyright (C) 2001-2004 Jakub Jermar
  3.  * All rights reserved.
  4.  *
  5.  * Redistribution and use in source and binary forms, with or without
  6.  * modification, are permitted provided that the following conditions
  7.  * are met:
  8.  *
  9.  * - Redistributions of source code must retain the above copyright
  10.  *   notice, this list of conditions and the following disclaimer.
  11.  * - Redistributions in binary form must reproduce the above copyright
  12.  *   notice, this list of conditions and the following disclaimer in the
  13.  *   documentation and/or other materials provided with the distribution.
  14.  * - The name of the author may not be used to endorse or promote products
  15.  *   derived from this software without specific prior written permission.
  16.  *
  17.  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
  18.  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
  19.  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  20.  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
  21.  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  22.  * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  23.  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  24.  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  25.  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
  26.  * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  27.  */
  28.  
  29. #include <arch/types.h>
  30. #include <arch/smp/apic.h>
  31. #include <arch/smp/ap.h>
  32. #include <arch/smp/mps.h>
  33. #include <arch/boot/boot.h>
  34. #include <mm/page.h>
  35. #include <time/delay.h>
  36. #include <interrupt.h>
  37. #include <arch/interrupt.h>
  38. #include <print.h>
  39. #include <arch/asm.h>
  40. #include <arch.h>
  41.  
  42. #ifdef CONFIG_SMP
  43.  
  44. /*
  45.  * Advanced Programmable Interrupt Controller for SMP systems.
  46.  * Tested on:
  47.  *  Bochs 2.0.2 - Bochs 2.2.6 with 2-8 CPUs
  48.  *  Simics 2.0.28 - Simics 2.2.19 2-15 CPUs
  49.  *  VMware Workstation 5.5 with 2 CPUs
  50.  *  ASUS P/I-P65UP5 + ASUS C-P55T2D REV. 1.41 with 2x 200Mhz Pentium CPUs
  51.  *  ASUS PCH-DL with 2x 3000Mhz Pentium 4 Xeon (HT) CPUs
  52.  *  MSI K7D Master-L with 2x 2100MHz Athlon MP CPUs
  53.  */
  54.  
  55. /*
  56.  * These variables either stay configured as initilalized, or are changed by
  57.  * the MP configuration code.
  58.  *
  59.  * Pay special attention to the volatile keyword. Without it, gcc -O2 would
  60.  * optimize the code too much and accesses to l_apic and io_apic, that must
  61.  * always be 32-bit, would use byte oriented instructions.
  62.  */
  63. volatile __u32 *l_apic = (__u32 *) 0xfee00000;
  64. volatile __u32 *io_apic = (__u32 *) 0xfec00000;
  65.  
  66. __u32 apic_id_mask = 0;
  67.  
  68. static int apic_poll_errors(void);
  69.  
  70. #ifdef LAPIC_VERBOSE
  71. static char *delmod_str[] = {
  72.     "Fixed",
  73.     "Lowest Priority",
  74.     "SMI",
  75.     "Reserved",
  76.     "NMI",
  77.     "INIT",
  78.     "STARTUP",
  79.     "ExtInt"
  80. };
  81.  
  82. static char *destmod_str[] = {
  83.     "Physical",
  84.     "Logical"
  85. };
  86.  
  87. static char *trigmod_str[] = {
  88.     "Edge",
  89.     "Level"
  90. };
  91.  
  92. static char *mask_str[] = {
  93.     "Unmasked",
  94.     "Masked"
  95. };
  96.  
  97. static char *delivs_str[] = {
  98.     "Idle",
  99.     "Send Pending"
  100. };
  101.  
  102. static char *tm_mode_str[] = {
  103.     "One-shot",
  104.     "Periodic"
  105. };
  106.  
  107. static char *intpol_str[] = {
  108.     "Polarity High",
  109.     "Polarity Low"
  110. };
  111. #endif /* LAPIC_VERBOSE */
  112.  
  113.  
  114. static void apic_spurious(int n, void *stack);
  115. static void l_apic_timer_interrupt(int n, void *stack);
  116.  
  117. /** Initialize APIC on BSP. */
  118. void apic_init(void)
  119. {
  120.     io_apic_id_t idreg;
  121.     int i;
  122.  
  123.     exc_register(VECTOR_APIC_SPUR, "apic_spurious", apic_spurious);
  124.  
  125.     enable_irqs_function = io_apic_enable_irqs;
  126.     disable_irqs_function = io_apic_disable_irqs;
  127.     eoi_function = l_apic_eoi;
  128.    
  129.     /*
  130.      * Configure interrupt routing.
  131.      * IRQ 0 remains masked as the time signal is generated by l_apic's themselves.
  132.      * Other interrupts will be forwarded to the lowest priority CPU.
  133.      */
  134.     io_apic_disable_irqs(0xffff);
  135.     exc_register(VECTOR_CLK, "l_apic_timer", l_apic_timer_interrupt);
  136.     for (i = 0; i < IRQ_COUNT; i++) {
  137.         int pin;
  138.    
  139.         if ((pin = smp_irq_to_pin(i)) != -1) {
  140.             io_apic_change_ioredtbl(pin, DEST_ALL, IVT_IRQBASE+i, LOPRI);
  141.         }
  142.     }
  143.    
  144.     /*
  145.      * Ensure that io_apic has unique ID.
  146.      */
  147.     idreg.value = io_apic_read(IOAPICID);
  148.     if ((1<<idreg.apic_id) & apic_id_mask) {    /* see if IO APIC ID is used already */
  149.         for (i = 0; i < APIC_ID_COUNT; i++) {
  150.             if (!((1<<i) & apic_id_mask)) {
  151.                 idreg.apic_id = i;
  152.                 io_apic_write(IOAPICID, idreg.value);
  153.                 break;
  154.             }
  155.         }
  156.     }
  157.  
  158.     /*
  159.      * Configure the BSP's lapic.
  160.      */
  161.     l_apic_init();
  162.  
  163.     l_apic_debug();
  164. }
  165.  
  166. /** APIC spurious interrupt handler.
  167.  *
  168.  * @param n Interrupt vector.
  169.  * @param stack Interrupted stack.
  170.  */
  171. void apic_spurious(int n, void *stack)
  172. {
  173.     printf("cpu%d: APIC spurious interrupt\n", CPU->id);
  174. }
  175.  
  176. /** Poll for APIC errors.
  177.  *
  178.  * Examine Error Status Register and report all errors found.
  179.  *
  180.  * @return 0 on error, 1 on success.
  181.  */
  182. int apic_poll_errors(void)
  183. {
  184.     esr_t esr;
  185.    
  186.     esr.value = l_apic[ESR];
  187.    
  188.     if (esr.send_checksum_error)
  189.         printf("Send Checksum Error\n");
  190.     if (esr.receive_checksum_error)
  191.         printf("Receive Checksum Error\n");
  192.     if (esr.send_accept_error)
  193.         printf("Send Accept Error\n");
  194.     if (esr.receive_accept_error)
  195.         printf("Receive Accept Error\n");
  196.     if (esr.send_illegal_vector)
  197.         printf("Send Illegal Vector\n");
  198.     if (esr.received_illegal_vector)
  199.         printf("Received Illegal Vector\n");
  200.     if (esr.illegal_register_address)
  201.         printf("Illegal Register Address\n");
  202.  
  203.     return !esr.err_bitmap;
  204. }
  205.  
  206. /** Send all CPUs excluding CPU IPI vector.
  207.  *
  208.  * @param vector Interrupt vector to be sent.
  209.  *
  210.  * @return 0 on failure, 1 on success.
  211.  */
  212. int l_apic_broadcast_custom_ipi(__u8 vector)
  213. {
  214.     icr_t icr;
  215.  
  216.     icr.lo = l_apic[ICRlo];
  217.     icr.delmod = DELMOD_FIXED;
  218.     icr.destmod = DESTMOD_LOGIC;
  219.     icr.level = LEVEL_ASSERT;
  220.     icr.shorthand = SHORTHAND_ALL_EXCL;
  221.     icr.trigger_mode = TRIGMOD_LEVEL;
  222.     icr.vector = vector;
  223.  
  224.     l_apic[ICRlo] = icr.lo;
  225.  
  226.     icr.lo = l_apic[ICRlo];
  227.     if (icr.delivs == DELIVS_PENDING)
  228.         printf("IPI is pending.\n");
  229.  
  230.     return apic_poll_errors();
  231. }
  232.  
  233. /** Universal Start-up Algorithm for bringing up the AP processors.
  234.  *
  235.  * @param apicid APIC ID of the processor to be brought up.
  236.  *
  237.  * @return 0 on failure, 1 on success.
  238.  */
  239. int l_apic_send_init_ipi(__u8 apicid)
  240. {
  241.     icr_t icr;
  242.     int i;
  243.  
  244.     /*
  245.      * Read the ICR register in and zero all non-reserved fields.
  246.      */
  247.     icr.lo = l_apic[ICRlo];
  248.     icr.hi = l_apic[ICRhi];
  249.    
  250.     icr.delmod = DELMOD_INIT;
  251.     icr.destmod = DESTMOD_PHYS;
  252.     icr.level = LEVEL_ASSERT;
  253.     icr.trigger_mode = TRIGMOD_LEVEL;
  254.     icr.shorthand = SHORTHAND_NONE;
  255.     icr.vector = 0;
  256.     icr.dest = apicid;
  257.    
  258.     l_apic[ICRhi] = icr.hi;
  259.     l_apic[ICRlo] = icr.lo;
  260.  
  261.     /*
  262.      * According to MP Specification, 20us should be enough to
  263.      * deliver the IPI.
  264.      */
  265.     delay(20);
  266.  
  267.     if (!apic_poll_errors()) return 0;
  268.  
  269.     icr.lo = l_apic[ICRlo];
  270.     if (icr.delivs == DELIVS_PENDING)
  271.         printf("IPI is pending.\n");
  272.  
  273.     icr.delmod = DELMOD_INIT;
  274.     icr.destmod = DESTMOD_PHYS;
  275.     icr.level = LEVEL_DEASSERT;
  276.     icr.shorthand = SHORTHAND_NONE;
  277.     icr.trigger_mode = TRIGMOD_LEVEL;
  278.     icr.vector = 0;
  279.     l_apic[ICRlo] = icr.lo;
  280.  
  281.     /*
  282.      * Wait 10ms as MP Specification specifies.
  283.      */
  284.     delay(10000);
  285.  
  286.     if (!is_82489DX_apic(l_apic[LAVR])) {
  287.         /*
  288.          * If this is not 82489DX-based l_apic we must send two STARTUP IPI's.
  289.          */
  290.         for (i = 0; i<2; i++) {
  291.             icr.lo = l_apic[ICRlo];
  292.             icr.vector = ((__address) ap_boot) / 4096; /* calculate the reset vector */
  293.             icr.delmod = DELMOD_STARTUP;
  294.             icr.destmod = DESTMOD_PHYS;
  295.             icr.level = LEVEL_ASSERT;
  296.             icr.shorthand = SHORTHAND_NONE;
  297.             icr.trigger_mode = TRIGMOD_LEVEL;
  298.             l_apic[ICRlo] = icr.lo;
  299.             delay(200);
  300.         }
  301.     }
  302.    
  303.     return apic_poll_errors();
  304. }
  305.  
  306. /** Initialize Local APIC. */
  307. void l_apic_init(void)
  308. {
  309.     lvt_error_t error;
  310.     lvt_lint_t lint;
  311.     tpr_t tpr;
  312.     svr_t svr;
  313.     icr_t icr;
  314.     tdcr_t tdcr;
  315.     lvt_tm_t tm;
  316.     ldr_t ldr;
  317.     dfr_t dfr;
  318.     __u32 t1, t2;
  319.  
  320.     /* Initialize LVT Error register. */
  321.     error.value = l_apic[LVT_Err];
  322.     error.masked = true;
  323.     l_apic[LVT_Err] = error.value;
  324.  
  325.     /* Initialize LVT LINT0 register. */
  326.     lint.value = l_apic[LVT_LINT0];
  327.     lint.masked = true;
  328.     l_apic[LVT_LINT0] = lint.value;
  329.  
  330.     /* Initialize LVT LINT1 register. */
  331.     lint.value = l_apic[LVT_LINT1];
  332.     lint.masked = true;
  333.     l_apic[LVT_LINT1] = lint.value;
  334.  
  335.     /* Task Priority Register initialization. */
  336.     tpr.value = l_apic[TPR];
  337.     tpr.pri_sc = 0;
  338.     tpr.pri = 0;
  339.     l_apic[TPR] = tpr.value;
  340.    
  341.     /* Spurious-Interrupt Vector Register initialization. */
  342.     svr.value = l_apic[SVR];
  343.     svr.vector = VECTOR_APIC_SPUR;
  344.     svr.lapic_enabled = true;
  345.     svr.focus_checking = true;
  346.     l_apic[SVR] = svr.value;
  347.  
  348.     if (CPU->arch.family >= 6)
  349.         enable_l_apic_in_msr();
  350.    
  351.     /* Interrupt Command Register initialization. */
  352.     icr.lo = l_apic[ICRlo];
  353.     icr.delmod = DELMOD_INIT;
  354.     icr.destmod = DESTMOD_PHYS;
  355.     icr.level = LEVEL_DEASSERT;
  356.     icr.shorthand = SHORTHAND_ALL_INCL;
  357.     icr.trigger_mode = TRIGMOD_LEVEL;
  358.     l_apic[ICRlo] = icr.lo;
  359.    
  360.     /* Timer Divide Configuration Register initialization. */
  361.     tdcr.value = l_apic[TDCR];
  362.     tdcr.div_value = DIVIDE_1;
  363.     l_apic[TDCR] = tdcr.value;
  364.  
  365.     /* Program local timer. */
  366.     tm.value = l_apic[LVT_Tm];
  367.     tm.vector = VECTOR_CLK;
  368.     tm.mode = TIMER_PERIODIC;
  369.     tm.masked = false;
  370.     l_apic[LVT_Tm] = tm.value;
  371.  
  372.     /* Measure and configure the timer to generate timer interrupt each ms. */
  373.     t1 = l_apic[CCRT];
  374.     l_apic[ICRT] = 0xffffffff;
  375.  
  376.     while (l_apic[CCRT] == t1)
  377.         ;
  378.        
  379.     t1 = l_apic[CCRT];
  380.     delay(1000);
  381.     t2 = l_apic[CCRT];
  382.    
  383.     l_apic[ICRT] = t1-t2;
  384.    
  385.     /* Program Logical Destination Register. */
  386.     ldr.value = l_apic[LDR];
  387.     if (CPU->id < sizeof(CPU->id)*8)    /* size in bits */
  388.         ldr.id = (1<<CPU->id);
  389.     l_apic[LDR] = ldr.value;
  390.    
  391.     /* Program Destination Format Register for Flat mode. */
  392.     dfr.value = l_apic[DFR];
  393.     dfr.model = MODEL_FLAT;
  394.     l_apic[DFR] = dfr.value;
  395. }
  396.  
  397. /** Local APIC End of Interrupt. */
  398. void l_apic_eoi(void)
  399. {
  400.     l_apic[EOI] = 0;
  401. }
  402.  
  403. /** Dump content of Local APIC registers. */
  404. void l_apic_debug(void)
  405. {
  406. #ifdef LAPIC_VERBOSE
  407.     lvt_tm_t tm;
  408.     lvt_lint_t lint;
  409.     lvt_error_t error; 
  410.    
  411.     printf("LVT on cpu%d, LAPIC ID: %d\n", CPU->id, l_apic_id());
  412.  
  413.     tm.value = l_apic[LVT_Tm];
  414.     printf("LVT Tm: vector=%B, %s, %s, %s\n", tm.vector, delivs_str[tm.delivs], mask_str[tm.masked], tm_mode_str[tm.mode]);
  415.     lint.value = l_apic[LVT_LINT0];
  416.     printf("LVT LINT0: vector=%B, %s, %s, %s, irr=%d, %s, %s\n", tm.vector, delmod_str[lint.delmod], delivs_str[lint.delivs], intpol_str[lint.intpol], lint.irr, trigmod_str[lint.trigger_mode], mask_str[lint.masked]);
  417.     lint.value = l_apic[LVT_LINT1];
  418.     printf("LVT LINT1: vector=%B, %s, %s, %s, irr=%d, %s, %s\n", tm.vector, delmod_str[lint.delmod], delivs_str[lint.delivs], intpol_str[lint.intpol], lint.irr, trigmod_str[lint.trigger_mode], mask_str[lint.masked]);   
  419.     error.value = l_apic[LVT_Err];
  420.     printf("LVT Err: vector=%B, %s, %s\n", error.vector, delivs_str[error.delivs], mask_str[error.masked]);
  421. #endif
  422. }
  423.  
  424. /** Local APIC Timer Interrupt.
  425.  *
  426.  * @param n Interrupt vector number.
  427.  * @param stack Interrupted stack.
  428.  */
  429. void l_apic_timer_interrupt(int n, void *stack)
  430. {
  431.     l_apic_eoi();
  432.     clock();
  433. }
  434.  
  435. /** Get Local APIC ID.
  436.  *
  437.  * @return Local APIC ID.
  438.  */
  439. __u8 l_apic_id(void)
  440. {
  441.     l_apic_id_t idreg;
  442.    
  443.     idreg.value = l_apic[L_APIC_ID];
  444.     return idreg.apic_id;
  445. }
  446.  
  447. /** Read from IO APIC register.
  448.  *
  449.  * @param address IO APIC register address.
  450.  *
  451.  * @return Content of the addressed IO APIC register.
  452.  */
  453. __u32 io_apic_read(__u8 address)
  454. {
  455.     io_regsel_t regsel;
  456.    
  457.     regsel.value = io_apic[IOREGSEL];
  458.     regsel.reg_addr = address;
  459.     io_apic[IOREGSEL] = regsel.value;
  460.     return io_apic[IOWIN];
  461. }
  462.  
  463. /** Write to IO APIC register.
  464.  *
  465.  * @param address IO APIC register address.
  466.  * @param Content to be written to the addressed IO APIC register.
  467.  */
  468. void io_apic_write(__u8 address, __u32 x)
  469. {
  470.     io_regsel_t regsel;
  471.    
  472.     regsel.value = io_apic[IOREGSEL];
  473.     regsel.reg_addr = address;
  474.     io_apic[IOREGSEL] = regsel.value;
  475.     io_apic[IOWIN] = x;
  476. }
  477.  
  478. /** Change some attributes of one item in I/O Redirection Table.
  479.  *
  480.  * @param pin IO APIC pin number.
  481.  * @param dest Interrupt destination address.
  482.  * @param v Interrupt vector to trigger.
  483.  * @param flags Flags.
  484.  */
  485. void io_apic_change_ioredtbl(int pin, int dest, __u8 v, int flags)
  486. {
  487.     io_redirection_reg_t reg;
  488.     int dlvr = DELMOD_FIXED;
  489.    
  490.     if (flags & LOPRI)
  491.         dlvr = DELMOD_LOWPRI;
  492.  
  493.     reg.lo = io_apic_read(IOREDTBL + pin*2);
  494.     reg.hi = io_apic_read(IOREDTBL + pin*2 + 1);
  495.    
  496.     reg.dest = dest;
  497.     reg.destmod = DESTMOD_LOGIC;
  498.     reg.trigger_mode = TRIGMOD_EDGE;
  499.     reg.intpol = POLARITY_HIGH;
  500.     reg.delmod = dlvr;
  501.     reg.intvec = v;
  502.  
  503.     io_apic_write(IOREDTBL + pin*2, reg.lo);
  504.     io_apic_write(IOREDTBL + pin*2 + 1, reg.hi);
  505. }
  506.  
  507. /** Mask IRQs in IO APIC.
  508.  *
  509.  * @param irqmask Bitmask of IRQs to be masked (0 = do not mask, 1 = mask).
  510.  */
  511. void io_apic_disable_irqs(__u16 irqmask)
  512. {
  513.     io_redirection_reg_t reg;
  514.     int i, pin;
  515.    
  516.     for (i=0;i<16;i++) {
  517.         if (irqmask & (1<<i)) {
  518.             /*
  519.              * Mask the signal input in IO APIC if there is a
  520.              * mapping for the respective IRQ number.
  521.              */
  522.             pin = smp_irq_to_pin(i);
  523.             if (pin != -1) {
  524.                 reg.lo = io_apic_read(IOREDTBL + pin*2);
  525.                 reg.masked = true;
  526.                 io_apic_write(IOREDTBL + pin*2, reg.lo);
  527.             }
  528.            
  529.         }
  530.     }
  531. }
  532.  
  533. /** Unmask IRQs in IO APIC.
  534.  *
  535.  * @param irqmask Bitmask of IRQs to be unmasked (0 = do not unmask, 1 = unmask).
  536.  */
  537. void io_apic_enable_irqs(__u16 irqmask)
  538. {
  539.     int i, pin;
  540.     io_redirection_reg_t reg;  
  541.    
  542.     for (i=0;i<16;i++) {
  543.         if (irqmask & (1<<i)) {
  544.             /*
  545.              * Unmask the signal input in IO APIC if there is a
  546.              * mapping for the respective IRQ number.
  547.              */
  548.             pin = smp_irq_to_pin(i);
  549.             if (pin != -1) {
  550.                 reg.lo = io_apic_read(IOREDTBL + pin*2);
  551.                 reg.masked = false;
  552.                 io_apic_write(IOREDTBL + pin*2, reg.lo);
  553.             }
  554.            
  555.         }
  556.     }
  557. }
  558.  
  559. #endif /* CONFIG_SMP */
  560.