Subversion Repositories HelenOS

Rev

Rev 2199 | Go to most recent revision | Blame | Last modification | View Log | Download | RSS feed

  1. /*
  2.  * Copyright (c) 2007 Pavel Jancik, Michal Kebrt
  3.  * All rights reserved.
  4.  *
  5.  * Redistribution and use in source and binary forms, with or without
  6.  * modification, are permitted provided that the following conditions
  7.  * are met:
  8.  *
  9.  * - Redistributions of source code must retain the above copyright
  10.  *   notice, this list of conditions and the following disclaimer.
  11.  * - Redistributions in binary form must reproduce the above copyright
  12.  *   notice, this list of conditions and the following disclaimer in the
  13.  *   documentation and/or other materials provided with the distribution.
  14.  * - The name of the author may not be used to endorse or promote products
  15.  *   derived from this software without specific prior written permission.
  16.  *
  17.  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
  18.  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
  19.  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  20.  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
  21.  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  22.  * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  23.  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  24.  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  25.  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
  26.  * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  27.  */
  28.  
  29. /** @addtogroup arm32mm
  30.  * @{
  31.  */
  32. /** @file
  33.  */
  34.  
  35. #ifndef KERN_arm32_PAGE_H_
  36. #define KERN_arm32_PAGE_H_
  37.  
  38. #include <arch/mm/frame.h>
  39. #include <mm/mm.h>
  40. #include <arch/exception.h>
  41.  
  42.  
  43. #define PAGE_WIDTH  FRAME_WIDTH
  44. #define PAGE_SIZE   FRAME_SIZE
  45.  
  46. #define PAGE_COLOR_BITS 0           /* dummy */
  47.  
  48. #ifndef __ASM__
  49. #   define KA2PA(x) (((uintptr_t) (x)) - 0x80000000)
  50. #   define PA2KA(x) (((uintptr_t) (x)) + 0x80000000)
  51. #else
  52. #   define KA2PA(x) ((x) - 0x80000000)
  53. #   define PA2KA(x) ((x) + 0x80000000)
  54. #endif
  55.  
  56. #ifdef KERNEL
  57.  
  58. // "small" pages (4KB) used
  59. #define PTL0_ENTRIES_ARCH    (2<<12)    // 4096
  60. #define PTL1_ENTRIES_ARCH     0
  61. #define PTL2_ENTRIES_ARCH     0
  62. #define PTL3_ENTRIES_ARCH    (2<<8)     // 256
  63.  
  64. #define PTL0_INDEX_ARCH(vaddr)    (((vaddr) >> 20) & 0xfff)
  65. #define PTL1_INDEX_ARCH(vaddr)    0
  66. #define PTL2_INDEX_ARCH(vaddr)    0
  67. #define PTL3_INDEX_ARCH(vaddr)    (((vaddr) >> 12) & 0x0ff)
  68.  
  69. #define GET_PTL1_ADDRESS_ARCH(ptl0, i)      ((pte_t *)( (((pte_level0_t*)(ptl0))[(i)]).coarse_table_addr << 10 ))
  70. #define GET_PTL2_ADDRESS_ARCH(ptl1, i)      (ptl1)
  71. #define GET_PTL3_ADDRESS_ARCH(ptl2, i)      (ptl2)
  72. #define GET_FRAME_ADDRESS_ARCH(ptl3, i)     ((uintptr_t)( (((pte_level1_t*)(ptl3))[(i)]).frame_base_addr << 12 ))
  73.  
  74. #define SET_PTL0_ADDRESS_ARCH(ptl0)         (set_ptl0_addr((pte_level0_t *)(ptl0)))
  75. #define SET_PTL1_ADDRESS_ARCH(ptl0, i, a)   (((pte_level0_t *)(ptl0))[(i)].coarse_table_addr = (a)>>10)
  76. #define SET_PTL2_ADDRESS_ARCH(ptl1, i, a)
  77. #define SET_PTL3_ADDRESS_ARCH(ptl2, i, a)
  78. #define SET_FRAME_ADDRESS_ARCH(ptl3, i, a)  (((pte_level1_t *)(ptl3))[(i)].frame_base_addr = (a)>>12)
  79.  
  80. #define GET_PTL1_FLAGS_ARCH(ptl0, i)        get_pt_level0_flags((pte_level0_t *)(ptl0), (index_t)(i))
  81. #define GET_PTL2_FLAGS_ARCH(ptl1, i)        PAGE_PRESENT
  82. #define GET_PTL3_FLAGS_ARCH(ptl2, i)        PAGE_PRESENT
  83. #define GET_FRAME_FLAGS_ARCH(ptl3, i)       get_pt_level1_flags((pte_level1_t *)(ptl3), (index_t)(i))
  84.  
  85. #define SET_PTL1_FLAGS_ARCH(ptl0, i, x)     set_pt_level0_flags((pte_level0_t *)(ptl0), (index_t)(i), (x))
  86. #define SET_PTL2_FLAGS_ARCH(ptl1, i, x)
  87. #define SET_PTL3_FLAGS_ARCH(ptl2, i, x)
  88. #define SET_FRAME_FLAGS_ARCH(ptl3, i, x)    set_pt_level1_flags((pte_level1_t *)(ptl3), (index_t)(i), (x))
  89.  
  90. #define PTE_VALID_ARCH(pte)                 (*((uint32_t *) (pte)) != 0)
  91. #define PTE_PRESENT_ARCH(pte)               ( ((pte_level0_t *)(pte))->descriptor_type )
  92. // pte should point into ptl3
  93. #define PTE_GET_FRAME_ARCH(pte)             ( ((pte_level1_t *)(pte))->frame_base_addr << FRAME_WIDTH)
  94. // pte should point into ptl3
  95. #define PTE_WRITABLE_ARCH(pte)              ( ((pte_level1_t *)(pte))->access_permission_0 == pte_ap_user_rw_kernel_rw )
  96. #define PTE_EXECUTABLE_ARCH(pte)            1
  97.  
  98. #ifndef __ASM__
  99.  
  100. /** Sets the address of level 0 page table.
  101.  * \param pt pointer to the page table to set
  102.  */  
  103. static inline void set_ptl0_addr( pte_level0_t* pt)
  104. {
  105.     asm volatile ( "mcr p15, 0, %0, c2, c0, 0 \n"
  106.         :
  107.         : "r"(pt)
  108.     );
  109.    
  110. }
  111.  
  112. //TODO Comment: Page table structure as in other architectures
  113. static inline int get_pt_level0_flags(pte_level0_t *pt, index_t i)
  114. {
  115.     pte_level0_t *p = &pt[i];
  116.  
  117.     return (
  118.         ( p->descriptor_type != pte_descriptor_not_preset ) << PAGE_PRESENT_SHIFT |
  119.         ( 1 << PAGE_READ_SHIFT ) |
  120.         ( 1 << PAGE_EXEC_SHIFT ) |
  121.         ( 1 << PAGE_CACHEABLE  )
  122.     );
  123. }
  124.  
  125. static inline int get_pt_level1_flags(pte_level1_t *pt, index_t i)
  126. {
  127.   pte_level1_t *p = &pt[i];
  128.  
  129.     return (
  130.         ( p->descriptor_type != pte_descriptor_not_preset )    << PAGE_PRESENT_SHIFT |
  131.         ( (p->access_permission_0 == pte_ap_user_ro_kernel_rw) << PAGE_READ_SHIFT )  |
  132.         ( (p->access_permission_0 == pte_ap_user_rw_kernel_rw) << PAGE_READ_SHIFT )  |
  133.         ( (p->access_permission_0 == pte_ap_user_rw_kernel_rw) << PAGE_WRITE_SHIFT ) |
  134.         ( (p->access_permission_0 != pte_ap_user_no_kernel_rw) << PAGE_USER_SHIFT )  |
  135.         ( 1 << PAGE_EXEC_SHIFT ) |
  136.         ( p->bufferable << PAGE_CACHEABLE  )
  137.  
  138.  
  139.     );
  140.  
  141. }
  142.  
  143. static inline void set_pt_level0_flags(pte_level0_t *pt, index_t i, int flags)
  144. {
  145.     pte_level0_t *p = &pt[i];
  146.    
  147.     if ( flags & PAGE_NOT_PRESENT ) {
  148.         p->descriptor_type = pte_descriptor_not_preset;
  149.         p->should_be_zero  = 1;
  150.     } else {
  151.         p->descriptor_type = pte_descriptor_coarse_table;
  152.         p->should_be_zero  = 0;
  153.     }
  154. }
  155.  
  156. /* TODO: rewrite comment: We use same acess rights for whole page, so if page is set as not preset then
  157.  * in acess_rigts_3 set value 1
  158.  */  
  159. static inline void set_pt_level1_flags(pte_level1_t *pt, index_t i, int flags)
  160. {
  161.     pte_level1_t *p = &pt[i];
  162.    
  163.     if ( flags & PAGE_NOT_PRESENT ) {
  164.         p->descriptor_type      = pte_descriptor_not_preset;
  165.         p->access_permission_3  = 1;
  166.     } else {
  167.         p->descriptor_type      = pte_descriptor_coarse_table;
  168.         p->access_permission_3  = p->access_permission_0;
  169.     }
  170.  
  171.     p->cacheable = p->bufferable = (flags & PAGE_CACHEABLE) != 0;
  172.  
  173.     // default kernel rw, user none
  174.     p->access_permission_0 = p->access_permission_1 =
  175.         p->access_permission_2 = p->access_permission_3 = pte_ap_user_no_kernel_rw;
  176.  
  177.     if ( flags & PAGE_USER )  {
  178.         if ( flags & PAGE_READ ) {
  179.             p->access_permission_0 = p->access_permission_1 =
  180.                 p->access_permission_2 = p->access_permission_3 =
  181.                 pte_ap_user_ro_kernel_rw;
  182.         }
  183.         if ( flags & PAGE_WRITE ) {
  184.             p->access_permission_0 = p->access_permission_1 =
  185.                 p->access_permission_2 = p->access_permission_3 =
  186.                 pte_ap_user_rw_kernel_rw;
  187.         }
  188.     }
  189. }
  190.  
  191. extern void page_arch_init(void);
  192.  
  193. #endif /* __ASM__ */
  194.  
  195. #endif /* KERNEL */
  196.  
  197. #endif
  198.  
  199. /** @}
  200.  */
  201.  
  202.