Subversion Repositories HelenOS-historic

Rev

Rev 1024 | Rev 1104 | Go to most recent revision | Only display areas with differences | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed

Rev 1024 Rev 1100
1 
/*
 1 
/*
2 
 * Copyright (C) 2001-2004 Jakub Jermar
 2 
 * Copyright (C) 2001-2004 Jakub Jermar
3 
 * All rights reserved.
 3 
 * All rights reserved.
4 
 *
 4 
 *
5 
 * Redistribution and use in source and binary forms, with or without
 5 
 * Redistribution and use in source and binary forms, with or without
6 
 * modification, are permitted provided that the following conditions
 6 
 * modification, are permitted provided that the following conditions
7 
 * are met:
 7 
 * are met:
8 
 *
 8 
 *
9 
 * - Redistributions of source code must retain the above copyright
 9 
 * - Redistributions of source code must retain the above copyright
10 
 *   notice, this list of conditions and the following disclaimer.
 10 
 *   notice, this list of conditions and the following disclaimer.
11 
 * - Redistributions in binary form must reproduce the above copyright
 11 
 * - Redistributions in binary form must reproduce the above copyright
12 
 *   notice, this list of conditions and the following disclaimer in the
 12 
 *   notice, this list of conditions and the following disclaimer in the
13 
 *   documentation and/or other materials provided with the distribution.
 13 
 *   documentation and/or other materials provided with the distribution.
14 
 * - The name of the author may not be used to endorse or promote products
 14 
 * - The name of the author may not be used to endorse or promote products
15 
 *   derived from this software without specific prior written permission.
 15 
 *   derived from this software without specific prior written permission.
16 
 *
 16 
 *
17 
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
 17 
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18 
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
 18 
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19 
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
 19 
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20 
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
 20 
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21 
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
 21 
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22 
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 22 
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 23 
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 24 
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
 25 
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26 
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 26 
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 
 */
 27 
 */
28 
 
 28 
 
29 
#ifndef __ia32_ATOMIC_H__
 29 
#ifndef __ia32_ATOMIC_H__
30 
#define __ia32_ATOMIC_H__
 30 
#define __ia32_ATOMIC_H__
31 
 
 31 
 
32 
#include <arch/types.h>
 32 
#include <arch/types.h>
- 
 
 33 
#include <arch/barrier.h>
- 
 
 34 
#include <preemption.h>
33 
 
 35 
 
34 
typedef struct { volatile __u32 count; } atomic_t;
 36 
typedef struct { volatile __u32 count; } atomic_t;
35 
 
 37 
 
36 
static inline void atomic_set(atomic_t *val, __u32 i)
 38 
static inline void atomic_set(atomic_t *val, __u32 i)
37 
{
 39 
{
38 
    val->count = i;
 40 
    val->count = i;
39 
}
 41 
}
40 
 
 42 
 
41 
static inline __u32 atomic_get(atomic_t *val)
 43 
static inline __u32 atomic_get(atomic_t *val)
42 
{
 44 
{
43 
    return val->count;
 45 
    return val->count;
44 
}
 46 
}
45 
 
 47 
 
46 
static inline void atomic_inc(atomic_t *val) {
 48 
static inline void atomic_inc(atomic_t *val) {
47 
#ifdef CONFIG_SMP
 49 
#ifdef CONFIG_SMP
48 
    __asm__ volatile ("lock incl %0\n" : "=m" (val->count));
 50 
    __asm__ volatile ("lock incl %0\n" : "=m" (val->count));
49 
#else
 51 
#else
50 
    __asm__ volatile ("incl %0\n" : "=m" (val->count));
 52 
    __asm__ volatile ("incl %0\n" : "=m" (val->count));
51 
#endif /* CONFIG_SMP */
 53 
#endif /* CONFIG_SMP */
52 
}
 54 
}
53 
 
 55 
 
54 
static inline void atomic_dec(atomic_t *val) {
 56 
static inline void atomic_dec(atomic_t *val) {
55 
#ifdef CONFIG_SMP
 57 
#ifdef CONFIG_SMP
56 
    __asm__ volatile ("lock decl %0\n" : "=m" (val->count));
 58 
    __asm__ volatile ("lock decl %0\n" : "=m" (val->count));
57 
#else
 59 
#else
58 
    __asm__ volatile ("decl %0\n" : "=m" (val->count));
 60 
    __asm__ volatile ("decl %0\n" : "=m" (val->count));
59 
#endif /* CONFIG_SMP */
 61 
#endif /* CONFIG_SMP */
60 
}
 62 
}
61 
 
 63 
 
62 
static inline count_t atomic_postinc(atomic_t *val)
 64 
static inline count_t atomic_postinc(atomic_t *val)
63 
{
 65 
{
64 
    count_t r;
 66 
    count_t r;
65 
 
 67 
 
66 
    __asm__ volatile (
 68 
    __asm__ volatile (
67 
        "movl $1, %0\n"
 69 
        "movl $1, %0\n"
68 
        "lock xaddl %0, %1\n"
 70 
        "lock xaddl %0, %1\n"
69 
        : "=r" (r), "=m" (val->count)
 71 
        : "=r" (r), "=m" (val->count)
70 
    );
 72 
    );
71 
 
 73 
 
72 
    return r;
 74 
    return r;
73 
}
 75 
}
74 
 
 76 
 
75 
static inline count_t atomic_postdec(atomic_t *val)
 77 
static inline count_t atomic_postdec(atomic_t *val)
76 
{
 78 
{
77 
    count_t r;
 79 
    count_t r;
78 
   
 80 
   
79 
    __asm__ volatile (
 81 
    __asm__ volatile (
80 
        "movl $-1, %0\n"
 82 
        "movl $-1, %0\n"
81 
        "lock xaddl %0, %1\n"
 83 
        "lock xaddl %0, %1\n"
82 
        : "=r" (r), "=m" (val->count)
 84 
        : "=r" (r), "=m" (val->count)
83 
    );
 85 
    );
84 
   
 86 
   
85 
    return r;
 87 
    return r;
86 
}
 88 
}
87 
 
 89 
 
88 
#define atomic_preinc(val) (atomic_postinc(val)+1)
 90 
#define atomic_preinc(val) (atomic_postinc(val)+1)
89 
#define atomic_predec(val) (atomic_postdec(val)-1)
 91 
#define atomic_predec(val) (atomic_postdec(val)-1)
90 
 
 92 
 
91 
static inline __u32 test_and_set(atomic_t *val) {
 93 
static inline __u32 test_and_set(atomic_t *val) {
92 
    __u32 v;
 94 
    __u32 v;
93 
   
 95 
   
94 
    __asm__ volatile (
 96 
    __asm__ volatile (
95 
        "movl $1, %0\n"
 97 
        "movl $1, %0\n"
96 
        "xchgl %0, %1\n"
 98 
        "xchgl %0, %1\n"
97 
        : "=r" (v),"=m" (val->count)
 99 
        : "=r" (v),"=m" (val->count)
98 
    );
 100 
    );
99 
   
 101 
   
100 
    return v;
 102 
    return v;
101 
}
 103 
}
102 
 
 104 
 
- 
 
 105 
/** Ia32 specific fast spinlock */
- 
 
 106 
static inline void atomic_lock_arch(atomic_t *val)
- 
 
 107 
{
- 
 
 108 
    __u32 tmp;
103 
 
 109 
 
- 
 
 110 
    preemption_disable();
- 
 
 111 
    __asm__ volatile (
- 
 
 112 
        "0:;"
- 
 
 113 
#ifdef CONFIG_HT
- 
 
 114 
        "pause;" /* Pentium 4's HT love this instruction */
- 
 
 115 
#endif
- 
 
 116 
        "mov %0, %1;"
- 
 
 117 
        "testl %1, %1;"
- 
 
 118 
        "jnz 0b;"       /* Leightweight looping on locked spinlock */
- 
 
 119 
       
- 
 
 120 
        "incl %1;"      /* now use the atomic operation */
- 
 
 121 
        "xchgl %0, %1;"
- 
 
 122 
        "testl %1, %1;"
- 
 
 123 
        "jnz 0b;"
- 
 
 124 
                : "=m"(val->count),"=r"(tmp)
- 
 
 125 
        );
- 
 
 126 
    /*
104 
extern void spinlock_arch(volatile int *val);
 127 
     * Prevent critical section code from bleeding out this way up.
- 
 
 128 
     */
- 
 
 129 
    CS_ENTER_BARRIER();
- 
 
 130 
}
105 
 
 131 
 
106 
#endif
 132 
#endif
107 
 
 133