WebSVN – HelenOS – Diff – /branches/sparc/kernel/arch/sparc64/src/mm/sun4v/tlb.c

 /*
  * Copyright (c) 2005 Jakub Jermar
  * Copyright (c) 2008 Pavel Rimsky
  * All rights reserved.
+ *
  * Redistribution and use in source and binary forms, with or without
  * modification, are permitted provided that the following conditions
  * are met:
+ *
  * - Redistributions of source code must retain the above copyright
  *   notice, this list of conditions and the following disclaimer.
  * - Redistributions in binary form must reproduce the above copyright
  *   notice, this list of conditions and the following disclaimer in the
  *   documentation and/or other materials provided with the distribution.
  * - The name of the author may not be used to endorse or promote products
  *   derived from this software without specific prior written permission.
+ *
  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
  * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  */
 /** @addtogroup sparc64mm
  * @{
  */
 /** @file
  */
 #include <mm/tlb.h>
 #include <mm/as.h>
 #include <mm/asid.h>
 #include <arch/sun4v/hypercall.h>
 #include <arch/mm/frame.h>
 #include <arch/mm/page.h>
 #include <arch/mm/tte.h>
 #include <arch/mm/tlb.h>
 #include <arch/interrupt.h>
 #include <interrupt.h>
 #include <arch.h>
 #include <print.h>
 #include <arch/types.h>
 #include <config.h>
 #include <arch/trap/trap.h>
 #include <arch/trap/exception.h>
 #include <panic.h>
 #include <arch/asm.h>
 #include <arch/cpu.h>
+#include <arch/mm/pagesize.h>
 #ifdef CONFIG_TSB
 #include <arch/mm/tsb.h>
 #endif
-#if 0
-static void dtlb_pte_copy(pte_t *, index_t, bool);
+static void itlb_pte_copy(pte_t *);
-static void itlb_pte_copy(pte_t *, index_t);
+static void dtlb_pte_copy(pte_t *, bool);
 static void do_fast_instruction_access_mmu_miss_fault(istate_t *, const char *);
-static void do_fast_data_access_mmu_miss_fault(istate_t *, tlb_tag_access_reg_t,
+static void do_fast_data_access_mmu_miss_fault(istate_t *, uint64_t,
     const char *);
 static void do_fast_data_access_protection_fault(istate_t *,
-    tlb_tag_access_reg_t, const char *);
+    uint64_t, const char *);
+#if 0
 char *context_encoding[] = {
     "Primary",
     "Secondary",
     "Nucleus",
     "Reserved"
 };
 #endif
 /*
+ * The assembly language routine passes a 64-bit parameter to the Data Access
+ * MMU Miss and Data Access protection handlers, the parameter encapsulates
+ * a virtual address of the faulting page and the faulting context. The most
+ * significant 51 bits represent the VA of the faulting page and the least
+ * significant 13 vits represent the faulting context. The following macros
+ * extract the page and context out of the 64-bit parameter:
+ */
+/* extracts the VA of the faulting page */
+#define DMISS_ADDRESS(page_and_ctx) (((page_and_ctx) >> 13) << 13)
+/* extracts the faulting context */
+#define DMISS_CONTEXT(page_and_ctx) ((page_and_ctx) & 0x1fff)
+/*
  * Invalidate all non-locked DTLB and ITLB entries.
  */
 void tlb_arch_init(void)
+{
     tlb_invalidate_all();
+}
 /** Insert privileged mapping into DMMU TLB.
+ *
  * @param page      Virtual page address.
  * @param frame     Physical frame address.
  * @param pagesize  Page size.
  * @param locked    True for permanent mappings, false otherwise.
  * @param cacheable True if the mapping is cacheable, false otherwise.
  */
 void dtlb_insert_mapping(uintptr_t page, uintptr_t frame, int pagesize,
     bool locked, bool cacheable)
+{
 #if 0
     tlb_tag_access_reg_t tag;
     tlb_data_t data;
     page_address_t pg;
     frame_address_t fr;
     pg.address = page;
     fr.address = frame;
     tag.context = ASID_KERNEL;
     tag.vpn = pg.vpn;
     dtlb_tag_access_write(tag.value);
     data.value = 0;
     data.v = true;
     data.size = pagesize;
     data.pfn = fr.pfn;
     data.l = locked;
     data.cp = cacheable;
 #ifdef CONFIG_VIRT_IDX_DCACHE
     data.cv = cacheable;
 #endif /* CONFIG_VIRT_IDX_DCACHE */
     data.p = true;
     data.w = true;
     data.g = false;
     dtlb_data_in_write(data.value);
 #endif
+}
 /** Copy PTE to TLB.
+ *
  * @param t         Page Table Entry to be copied.
- * @param index     Zero if lower 8K-subpage, one if higher 8K-subpage.
  * @param ro        If true, the entry will be created read-only, regardless
  *          of its w field.
  */
-#if 0
-void dtlb_pte_copy(pte_t *t, index_t index, bool ro)
+void dtlb_pte_copy(pte_t *t, bool ro)
+{
-    tlb_tag_access_reg_t tag;
-    tlb_data_t data;
+    tte_data_t data;
-    page_address_t pg;
-    frame_address_t fr;
-    pg.address = t->page + (index << MMU_PAGE_WIDTH);
-    fr.address = t->frame + (index << MMU_PAGE_WIDTH);
-    tag.value = 0;
-    tag.context = t->as->asid;
-    tag.vpn = pg.vpn;
-    dtlb_tag_access_write(tag.value);
     data.value = 0;
     data.v = true;
-    data.size = PAGESIZE_8K;
+    data.nfo = false;
+    data.ra = (t->frame) >> FRAME_WIDTH;
-    data.pfn = fr.pfn;
+    data.ie = false;
-    data.l = false;
+    data.e = false;
     data.cp = t->c;
 #ifdef CONFIG_VIRT_IDX_DCACHE
     data.cv = t->c;
-#endif /* CONFIG_VIRT_IDX_DCACHE */
+#endif
-    data.p = t->k;      /* p like privileged */
+    data.p = t->k;
+    data.x = false;
     data.w = ro ? false : t->w;
-    data.g = t->g;
+    data.size = PAGESIZE_8K;
-    dtlb_data_in_write(data.value);
+    __hypercall_hyperfast(
+        t->page, t->as->asid, data.value, MMU_FLAG_DTLB, 0, MMU_MAP_ADDR);
+}
-#endif
 /** Copy PTE to ITLB.
+ *
  * @param t     Page Table Entry to be copied.
- * @param index     Zero if lower 8K-subpage, one if higher 8K-subpage.
  */
-#if 0
-void itlb_pte_copy(pte_t *t, index_t index)
+void itlb_pte_copy(pte_t *t)
+{
-    tlb_tag_access_reg_t tag;
-    tlb_data_t data;
+    tte_data_t data;
-    page_address_t pg;
-    frame_address_t fr;
-    pg.address = t->page + (index << MMU_PAGE_WIDTH);
-    fr.address = t->frame + (index << MMU_PAGE_WIDTH);
-    tag.value = 0;
-    tag.context = t->as->asid;
-    tag.vpn = pg.vpn;
-    itlb_tag_access_write(tag.value);
     data.value = 0;
     data.v = true;
-    data.size = PAGESIZE_8K;
+    data.nfo = false;
+    data.ra = (t->frame) >> FRAME_WIDTH;
-    data.pfn = fr.pfn;
+    data.ie = false;
-    data.l = false;
+    data.e = false;
     data.cp = t->c;
+    data.cv = false;
-    data.p = t->k;      /* p like privileged */
+    data.p = t->k;
+    data.x = true;
     data.w = false;
-    data.g = t->g;
+    data.size = PAGESIZE_8K;
-    itlb_data_in_write(data.value);
+    __hypercall_hyperfast(
+        t->page, t->as->asid, data.value, MMU_FLAG_ITLB, 0, MMU_MAP_ADDR);
+}
-#endif
 /** ITLB miss handler. */
 void fast_instruction_access_mmu_miss(unative_t unused, istate_t *istate)
+{
-#if 0
     uintptr_t va = ALIGN_DOWN(istate->tpc, PAGE_SIZE);
-    index_t index = (istate->tpc >> MMU_PAGE_WIDTH) % MMU_PAGES_PER_PAGE;
     pte_t *t;
     page_table_lock(AS, true);
     t = page_mapping_find(AS, va);
     if (t && PTE_EXECUTABLE(t)) {
         /*
          * The mapping was found in the software page hash table.
          * Insert it into ITLB.
          */
         t->a = true;
-        itlb_pte_copy(t, index);
+        itlb_pte_copy(t);
 #ifdef CONFIG_TSB
-        itsb_pte_copy(t, index);
+        //itsb_pte_copy(t, index);
 #endif
         page_table_unlock(AS, true);
     } else {
         /*
          * Forward the page fault to the address space page fault
          * handler.
          */
         page_table_unlock(AS, true);
         if (as_page_fault(va, PF_ACCESS_EXEC, istate) == AS_PF_FAULT) {
             do_fast_instruction_access_mmu_miss_fault(istate,
                 __func__);
+        }
+    }
-#endif
+}
 /** DTLB miss handler.
+ *
  * Note that some faults (e.g. kernel faults) were already resolved by the
  * low-level, assembly language part of the fast_data_access_mmu_miss handler.
+ *
- * @param tag       Content of the TLB Tag Access register as it existed
+ * @param page_and_ctx  A 64-bit value describing the fault. The most
+ *          significant 51 bits of the value contain the virtual
- *          when the trap happened. This is to prevent confusion
+ *          address which caused the fault truncated to the page
+ *          boundary. The least significant 13 bits of the value
- *          created by clobbered Tag Access register during a nested
+ *          contain the number of the context in which the fault
- *          DTLB miss.
+ *          occurred.
  * @param istate    Interrupted state saved on the stack.
  */
-//void fast_data_access_mmu_miss(tlb_tag_access_reg_t tag, istate_t *istate)
+void fast_data_access_mmu_miss(uint64_t page_and_ctx, istate_t *istate)
-//{
+{
-#if 0
-    uintptr_t va;
-    index_t index;
     pte_t *t;
+    uintptr_t va = DMISS_ADDRESS(page_and_ctx);
+    uint16_t ctx = DMISS_CONTEXT(page_and_ctx);
-    va = ALIGN_DOWN((uint64_t) tag.vpn << MMU_PAGE_WIDTH, PAGE_SIZE);
-    index = tag.vpn % MMU_PAGES_PER_PAGE;
-    if (tag.context == ASID_KERNEL) {
+    if (ctx == ASID_KERNEL) {
-        if (!tag.vpn) {
+        if (va == 0) {
             /* NULL access in kernel */
-            do_fast_data_access_mmu_miss_fault(istate, tag,
+            do_fast_data_access_mmu_miss_fault(istate, page_and_ctx,
                 __func__);
+        }
-        do_fast_data_access_mmu_miss_fault(istate, tag, "Unexpected "
+        do_fast_data_access_mmu_miss_fault(istate, page_and_ctx, "Unexpected "
             "kernel page fault.");
+    }
     page_table_lock(AS, true);
     t = page_mapping_find(AS, va);
     if (t) {
         /*
          * The mapping was found in the software page hash table.
          * Insert it into DTLB.
          */
         t->a = true;
-        dtlb_pte_copy(t, index, true);
+        dtlb_pte_copy(t, true);
 #ifdef CONFIG_TSB
-        dtsb_pte_copy(t, index, true);
+        //dtsb_pte_copy(t, true);
 #endif
         page_table_unlock(AS, true);
     } else {
         /*
          * Forward the page fault to the address space page fault
          * handler.
          */
         page_table_unlock(AS, true);
         if (as_page_fault(va, PF_ACCESS_READ, istate) == AS_PF_FAULT) {
-            do_fast_data_access_mmu_miss_fault(istate, tag,
+            do_fast_data_access_mmu_miss_fault(istate, page_and_ctx,
                 __func__);
+        }
+    }
-#endif
-//}
+}
 /** DTLB protection fault handler.
+ *
- * @param tag       Content of the TLB Tag Access register as it existed
+ * @param page_and_ctx  A 64-bit value describing the fault. The most
+ *          significant 51 bits of the value contain the virtual
- *          when the trap happened. This is to prevent confusion
+ *          address which caused the fault truncated to the page
+ *          boundary. The least significant 13 bits of the value
- *          created by clobbered Tag Access register during a nested
+ *          contain the number of the context in which the fault
- *          DTLB miss.
+ *          occurred.
  * @param istate    Interrupted state saved on the stack.
  */
-//void fast_data_access_protection(tlb_tag_access_reg_t tag, istate_t *istate)
+void fast_data_access_protection(uint64_t page_and_ctx, istate_t *istate)
-//{
+{
-#if 0
-    uintptr_t va;
-    index_t index;
     pte_t *t;
-    va = ALIGN_DOWN((uint64_t) tag.vpn << MMU_PAGE_WIDTH, PAGE_SIZE);
+    uintptr_t va = DMISS_ADDRESS(page_and_ctx);
-    index = tag.vpn % MMU_PAGES_PER_PAGE;   /* 16K-page emulation */
+    uint16_t ctx = DMISS_CONTEXT(page_and_ctx);
     page_table_lock(AS, true);
     t = page_mapping_find(AS, va);
     if (t && PTE_WRITABLE(t)) {
         /*
          * The mapping was found in the software page hash table and is
          * writable. Demap the old mapping and insert an updated mapping
          * into DTLB.
          */
         t->a = true;
         t->d = true;
-        dtlb_demap(TLB_DEMAP_PAGE, TLB_DEMAP_SECONDARY,
-            va + index * MMU_PAGE_SIZE);
+        mmu_demap_page(va, ctx, MMU_FLAG_DTLB);
-        dtlb_pte_copy(t, index, false);
+        dtlb_pte_copy(t, false);
 #ifdef CONFIG_TSB
-        dtsb_pte_copy(t, index, false);
+        //dtsb_pte_copy(t, false);
 #endif
         page_table_unlock(AS, true);
     } else {
         /*
          * Forward the page fault to the address space page fault
          * handler.
          */
         page_table_unlock(AS, true);
         if (as_page_fault(va, PF_ACCESS_WRITE, istate) == AS_PF_FAULT) {
-            do_fast_data_access_protection_fault(istate, tag,
+            do_fast_data_access_protection_fault(istate, page_and_ctx,
                 __func__);
+        }
+    }
-#endif
-//}
+}
 /** Print TLB entry (for debugging purposes).
+ *
  * The diag field has been left out in order to make this function more generic
  * (there is no diag field in US3 architeture).
+ *
  * @param i     TLB entry number
  * @param t     TLB entry tag
  * @param d     TLB entry data
  */
 #if 0
 static void print_tlb_entry(int i, tlb_tag_read_reg_t t, tlb_data_t d)
+{
     printf("%d: vpn=%#llx, context=%d, v=%d, size=%d, nfo=%d, "
         "ie=%d, soft2=%#x, pfn=%#x, soft=%#x, l=%d, "
         "cp=%d, cv=%d, e=%d, p=%d, w=%d, g=%d\n", i, t.vpn,
         t.context, d.v, d.size, d.nfo, d.ie, d.soft2,
         d.pfn, d.soft, d.l, d.cp, d.cv, d.e, d.p, d.w, d.g);
+}
 #endif
-#if defined (US)
-/** Print contents of both TLBs. */
 void tlb_print(void)
-#if 0
+{
+#if 0
     int i;
     tlb_data_t d;
     tlb_tag_read_reg_t t;
     printf("I-TLB contents:\n");
     for (i = 0; i < ITLB_ENTRY_COUNT; i++) {
         d.value = itlb_data_access_read(i);
         t.value = itlb_tag_read_read(i);
         print_tlb_entry(i, t, d);
+    }
     printf("D-TLB contents:\n");
     for (i = 0; i < DTLB_ENTRY_COUNT; i++) {
         d.value = dtlb_data_access_read(i);
         t.value = dtlb_tag_read_read(i);
         print_tlb_entry(i, t, d);
+    }
 #endif
+}
-#elif defined (US3)
-/** Print contents of all TLBs. */
-void tlb_print(void)
-{
-#if 0
-    int i;
-    tlb_data_t d;
-    tlb_tag_read_reg_t t;
-    printf("TLB_ISMALL contents:\n");
-    for (i = 0; i < tlb_ismall_size(); i++) {
-        d.value = dtlb_data_access_read(TLB_ISMALL, i);
-        t.value = dtlb_tag_read_read(TLB_ISMALL, i);
-        print_tlb_entry(i, t, d);
-    }
-    printf("TLB_IBIG contents:\n");
-    for (i = 0; i < tlb_ibig_size(); i++) {
-        d.value = dtlb_data_access_read(TLB_IBIG, i);
-        t.value = dtlb_tag_read_read(TLB_IBIG, i);
-        print_tlb_entry(i, t, d);
-    }
-    printf("TLB_DSMALL contents:\n");
-    for (i = 0; i < tlb_dsmall_size(); i++) {
-        d.value = dtlb_data_access_read(TLB_DSMALL, i);
-        t.value = dtlb_tag_read_read(TLB_DSMALL, i);
-        print_tlb_entry(i, t, d);
-    }
-    printf("TLB_DBIG_1 contents:\n");
-    for (i = 0; i < tlb_dbig_size(); i++) {
-        d.value = dtlb_data_access_read(TLB_DBIG_0, i);
-        t.value = dtlb_tag_read_read(TLB_DBIG_0, i);
-        print_tlb_entry(i, t, d);
-    }
-    printf("TLB_DBIG_2 contents:\n");
-    for (i = 0; i < tlb_dbig_size(); i++) {
-        d.value = dtlb_data_access_read(TLB_DBIG_1, i);
-        t.value = dtlb_tag_read_read(TLB_DBIG_1, i);
-        print_tlb_entry(i, t, d);
-    }
-#endif
-}
-#endif
-#if 0
 void do_fast_instruction_access_mmu_miss_fault(istate_t *istate,
     const char *str)
+{
     fault_if_from_uspace(istate, "%s\n", str);
     dump_istate(istate);
     panic("%s\n", str);
+}
-#endif
-#if 0
 void do_fast_data_access_mmu_miss_fault(istate_t *istate,
-    tlb_tag_access_reg_t tag, const char *str)
+    uint64_t page_and_ctx, const char *str)
+{
-    uintptr_t va;
-    va = tag.vpn << MMU_PAGE_WIDTH;
-    if (tag.context) {
+    if (DMISS_CONTEXT(page_and_ctx)) {
-        fault_if_from_uspace(istate, "%s, Page=%p (ASID=%d)\n", str, va,
+        fault_if_from_uspace(istate, "%s, Page=%p (ASID=%d)\n", str, DMISS_ADDRESS(page_and_ctx),
-            tag.context);
+            DMISS_CONTEXT(page_and_ctx));
+    }
     dump_istate(istate);
-    printf("Faulting page: %p, ASID=%d\n", va, tag.context);
+    printf("Faulting page: %p, ASID=%d\n", DMISS_ADDRESS(page_and_ctx), DMISS_CONTEXT(page_and_ctx));
     panic("%s\n", str);
+}
-#endif
-#if 0
 void do_fast_data_access_protection_fault(istate_t *istate,
-    tlb_tag_access_reg_t tag, const char *str)
+    uint64_t page_and_ctx, const char *str)
+{
-    uintptr_t va;
-    va = tag.vpn << MMU_PAGE_WIDTH;
-    if (tag.context) {
+    if (DMISS_CONTEXT(page_and_ctx)) {
-        fault_if_from_uspace(istate, "%s, Page=%p (ASID=%d)\n", str, va,
+        fault_if_from_uspace(istate, "%s, Page=%p (ASID=%d)\n", str, DMISS_ADDRESS(page_and_ctx),
-            tag.context);
+            DMISS_CONTEXT(page_and_ctx));
+    }
-    printf("Faulting page: %p, ASID=%d\n", va, tag.context);
+    printf("Faulting page: %p, ASID=%d\n", DMISS_ADDRESS(page_and_ctx), DMISS_CONTEXT(page_and_ctx));
     dump_istate(istate);
     panic("%s\n", str);
+}
-#endif
 void describe_mmu_fault(void)
+{
+}
-#if defined (US3)
-/** Invalidates given TLB entry if and only if it is non-locked or global.
- *
- * @param tlb       TLB number (one of TLB_DSMALL, TLB_DBIG_0, TLB_DBIG_1,
- *          TLB_ISMALL, TLB_IBIG).
- * @param entry     Entry index within the given TLB.
- */
-#if 0
-static void tlb_invalidate_entry(int tlb, index_t entry)
-{
-    tlb_data_t d;
-    tlb_tag_read_reg_t t;
-    if (tlb == TLB_DSMALL || tlb == TLB_DBIG_0 || tlb == TLB_DBIG_1) {
-        d.value = dtlb_data_access_read(tlb, entry);
-        if (!d.l || d.g) {
-            t.value = dtlb_tag_read_read(tlb, entry);
-            d.v = false;
-            dtlb_tag_access_write(t.value);
-            dtlb_data_access_write(tlb, entry, d.value);
-        }
-    } else if (tlb == TLB_ISMALL || tlb == TLB_IBIG) {
-        d.value = itlb_data_access_read(tlb, entry);
-        if (!d.l || d.g) {
-            t.value = itlb_tag_read_read(tlb, entry);
-            d.v = false;
-            itlb_tag_access_write(t.value);
-            itlb_data_access_write(tlb, entry, d.value);
-        }
-    }
-}
-#endif
-#endif
 /** Invalidate all unlocked ITLB and DTLB entries. */
 void tlb_invalidate_all(void)
+{
     uint64_t errno =  __hypercall_fast3(MMU_DEMAP_ALL, 0, 0,
         MMU_FLAG_DTLB | MMU_FLAG_ITLB);
     if (errno != EOK) {
         panic("Error code = %d.\n", errno);
+    }
+}
 /** Invalidate all ITLB and DTLB entries that belong to specified ASID
  * (Context).
+ *
  * @param asid Address Space ID.
  */
 void tlb_invalidate_asid(asid_t asid)
+{
 #if 0
     tlb_context_reg_t pc_save, ctx;
     /* switch to nucleus because we are mapped by the primary context */
     nucleus_enter();
     ctx.v = pc_save.v = mmu_primary_context_read();
     ctx.context = asid;
     mmu_primary_context_write(ctx.v);
     itlb_demap(TLB_DEMAP_CONTEXT, TLB_DEMAP_PRIMARY, 0);
     dtlb_demap(TLB_DEMAP_CONTEXT, TLB_DEMAP_PRIMARY, 0);
     mmu_primary_context_write(pc_save.v);
     nucleus_leave();
 #endif
+}
 /** Invalidate all ITLB and DTLB entries for specified page range in specified
  * address space.
+ *
  * @param asid      Address Space ID.
  * @param page      First page which to sweep out from ITLB and DTLB.
  * @param cnt       Number of ITLB and DTLB entries to invalidate.
  */
 void tlb_invalidate_pages(asid_t asid, uintptr_t page, count_t cnt)
+{
 #if 0
     unsigned int i;
     tlb_context_reg_t pc_save, ctx;
     /* switch to nucleus because we are mapped by the primary context */
     nucleus_enter();
     ctx.v = pc_save.v = mmu_primary_context_read();
     ctx.context = asid;
     mmu_primary_context_write(ctx.v);
     for (i = 0; i < cnt * MMU_PAGES_PER_PAGE; i++) {
         itlb_demap(TLB_DEMAP_PAGE, TLB_DEMAP_PRIMARY,
             page + i * MMU_PAGE_SIZE);
         dtlb_demap(TLB_DEMAP_PAGE, TLB_DEMAP_PRIMARY,
             page + i * MMU_PAGE_SIZE);
+    }
     mmu_primary_context_write(pc_save.v);
     nucleus_leave();
 #endif
+}
 /** @}
  */

Subversion Repositories HelenOS

(root)/branches/sparc/kernel/arch/sparc64/src/mm/sun4v/tlb.c @ 3862 – Rev 3862 → 3993