Subversion Repositories HelenOS

Rev

Rev 2465 | Go to most recent revision | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed

Rev 2465 Rev 2468
Line 1... Line 1...
1
/*
1
/*
2
 * Copyright (c) 2007 Pavel Jancik, Michal Kebrt
2
 * Copyright (c) 2007 Pavel Jancik
3
 * All rights reserved.
3
 * Copyright (c) 2007 Michal Kebrt
4
 *
4
 * All rights reserved.
5
 * Redistribution and use in source and binary forms, with or without
5
 *
6
 * modification, are permitted provided that the following conditions
6
 * Redistribution and use in source and binary forms, with or without
7
 * are met:
7
 * modification, are permitted provided that the following conditions
8
 *
8
 * are met:
9
 * - Redistributions of source code must retain the above copyright
9
 *
10
 *   notice, this list of conditions and the following disclaimer.
10
 * - Redistributions of source code must retain the above copyright
11
 * - Redistributions in binary form must reproduce the above copyright
11
 *   notice, this list of conditions and the following disclaimer.
12
 *   notice, this list of conditions and the following disclaimer in the
12
 * - Redistributions in binary form must reproduce the above copyright
13
 *   documentation and/or other materials provided with the distribution.
13
 *   notice, this list of conditions and the following disclaimer in the
14
 * - The name of the author may not be used to endorse or promote products
14
 *   documentation and/or other materials provided with the distribution.
15
 *   derived from this software without specific prior written permission.
15
 * - The name of the author may not be used to endorse or promote products
16
 *
16
 *   derived from this software without specific prior written permission.
17
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
17
 *
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
18
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
19
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
19
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
20
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
20
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
21
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
22
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
22
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
23
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
23
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
24
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
25
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
25
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
26
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
27
 */
27
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28
 
28
 */
29
 
29
 
30
/** @addtogroup arm32boot
30
 
31
 * @{
31
/** @addtogroup arm32boot
32
 */
32
 * @{
33
/** @file
33
 */
34
 *  @brief Memory management used while booting the kernel.
34
/** @file
35
 *
35
 *  @brief Memory management used while booting the kernel.
36
 *  So called "section" paging is used while booting the kernel. The term "section"
36
 *
37
 *  comes from the ARM architecture specification and stands for the following:
37
 *  So called "section" paging is used while booting the kernel. The term
38
 *  one-level paging, 1MB sized pages, 4096 entries in the page table.
38
 *  "section" comes from the ARM architecture specification and stands for the
39
 */
39
 *  following: one-level paging, 1MB sized pages, 4096 entries in the page
40
 
40
 *  table.
41
 
41
 */
42
#ifndef BOOT_arm32__MM_H
42
 
43
#define BOOT_arm32__MM_H
43
 
44
 
44
#ifndef BOOT_arm32__MM_H
45
 
45
#define BOOT_arm32__MM_H
46
#ifndef __ASM__
46
 
47
#include "types.h"
47
 
48
#endif
48
#ifndef __ASM__
49
 
49
#include "types.h"
50
 
50
#endif
51
/** Frame width. */
51
 
52
#define FRAME_WIDTH                 20
52
 
53
 
53
/** Frame width. */
54
/** Frame size. */
54
#define FRAME_WIDTH         20
55
#define FRAME_SIZE                  (1 << FRAME_WIDTH)
55
 
56
 
56
/** Frame size. */
57
/** Page size in 2-level paging which is switched on later after the kernel initialization. */
57
#define FRAME_SIZE          (1 << FRAME_WIDTH)
58
#define KERNEL_PAGE_SIZE            (1 << 12)
58
 
59
 
59
/** Page size in 2-level paging which is switched on later after the kernel
60
 
60
 * initialization.
61
#ifndef __ASM__
61
 */
62
/** Converts kernel address to physical address. */
62
#define KERNEL_PAGE_SIZE        (1 << 12)
63
#   define KA2PA(x)                 (((uintptr_t) (x)) - 0x80000000)
63
 
64
/** Converts physical address to kernel address. */
64
 
65
#   define PA2KA(x)                 (((uintptr_t) (x)) + 0x80000000)
65
#ifndef __ASM__
66
#else
66
/** Converts kernel address to physical address. */
67
#   define KA2PA(x)                 ((x) - 0x80000000)
67
#   define KA2PA(x)         (((uintptr_t) (x)) - 0x80000000)
68
#   define PA2KA(x)                 ((x) + 0x80000000)
68
/** Converts physical address to kernel address. */
69
#endif
69
#   define PA2KA(x)         (((uintptr_t) (x)) + 0x80000000)
70
 
70
#else
71
 
71
#   define KA2PA(x)         ((x) - 0x80000000)
72
/** Number of entries in PTL0. */
72
#   define PA2KA(x)         ((x) + 0x80000000)
73
#define PTL0_ENTRIES                (1<<12)             /* 4096 */
73
#endif
74
 
74
 
75
/** Size of an entry in PTL0. */
75
 
76
#define PTL0_ENTRY_SIZE             4
76
/** Number of entries in PTL0. */
77
 
77
#define PTL0_ENTRIES            (1 << 12)   /* 4096 */
78
/** Returns number of frame the address belongs to. */
78
 
79
#define ADDR2PFN( addr )            ( ((uintptr_t)(addr)) >> FRAME_WIDTH )
79
/** Size of an entry in PTL0. */
80
 
80
#define PTL0_ENTRY_SIZE         4
81
/** Describes "section" page table entry (one-level paging with 1MB sized pages). */  
81
 
82
#define PTE_DESCRIPTOR_SECTION      0x2
82
/** Returns number of frame the address belongs to. */
83
 
83
#define ADDR2PFN(addr)          (((uintptr_t) (addr)) >> FRAME_WIDTH)
84
/** Page table access rights: user - no access, kernel - read/write. */
84
 
85
#define PTE_AP_USER_NO_KERNEL_RW    0x1
85
/** Describes "section" page table entry (one-level paging with 1MB sized pages). */  
86
 
86
#define PTE_DESCRIPTOR_SECTION      0x2
87
 
87
 
88
#ifndef __ASM__
88
/** Page table access rights: user - no access, kernel - read/write. */
89
 
89
#define PTE_AP_USER_NO_KERNEL_RW    0x1
90
 
90
 
91
/** Page table level 0 entry - "section" format is used (one-level paging, 1MB sized
91
 
92
 * pages). Used only while booting the kernel.
92
#ifndef __ASM__
93
 */
93
 
94
typedef struct {
94
 
95
    unsigned descriptor_type     : 2;
95
/** Page table level 0 entry - "section" format is used (one-level paging, 1MB
96
    unsigned bufferable          : 1;
96
 * sized pages). Used only while booting the kernel.
97
    unsigned cacheable           : 1;
97
 */
98
    unsigned impl_specific       : 1;
98
typedef struct {
99
    unsigned domain              : 4;
99
    unsigned descriptor_type : 2;
100
    unsigned should_be_zero_1    : 1;
100
    unsigned bufferable : 1;
101
    unsigned access_permission   : 2;  
101
    unsigned cacheable : 1;
102
    unsigned should_be_zero_2    : 8;
102
    unsigned impl_specific : 1;
103
    unsigned section_base_addr   : 12;
103
    unsigned domain : 4;
104
} __attribute__ ((packed)) pte_level0_section_t;
104
    unsigned should_be_zero_1 : 1;
105
 
105
    unsigned access_permission : 2;    
106
 
106
    unsigned should_be_zero_2 : 8;
107
/** Page table that holds 1:1 virtual to physical mapping used while booting the kernel. */
107
    unsigned section_base_addr : 12;
108
extern pte_level0_section_t page_table[PTL0_ENTRIES];
108
} __attribute__ ((packed)) pte_level0_section_t;
109
 
109
 
110
extern void mmu_start(void);
110
 
111
 
111
/** Page table that holds 1:1 virtual to physical mapping used while booting the
112
 
112
 * kernel.
113
/** Enables paging. */
113
 */
114
static inline void enable_paging()
114
extern pte_level0_section_t page_table[PTL0_ENTRIES];
115
{
115
 
116
    /* c3 - each two bits controls access to the one of domains (16)
116
extern void mmu_start(void);
117
     *      0b01 - behave as a client (user) of a domain
117
 
118
     */
118
 
119
    asm volatile (
119
/** Enables paging. */
120
        // behave as a client of domains
120
static inline void enable_paging()
121
        "ldr r0, =0x55555555       \n"
121
{
122
        "mcr p15, 0, r0, c3, c0, 0 \n"
122
    /* c3 - each two bits controls access to the one of domains (16)
123
 
123
     *      0b01 - behave as a client (user) of a domain
124
        // current settings
124
     */
125
        "mrc p15, 0, r0, c1, c0, 0 \n"
125
    asm volatile (
126
 
126
        /* behave as a client of domains */
127
        // mask to enable paging
127
        "ldr r0, =0x55555555\n"
128
        "ldr r1, =0x00000001       \n"
128
        "mcr p15, 0, r0, c3, c0, 0\n"
129
        "orr r0, r0, r1            \n"
129
 
130
 
130
        /* current settings */
131
        // store settings
131
        "mrc p15, 0, r0, c1, c0, 0\n"
132
        "mcr p15, 0, r0, c1, c0, 0 \n"
132
 
133
        :
133
        /* mask to enable paging */
134
        :
134
        "ldr r1, =0x00000001\n"
135
        : "r0", "r1"
135
        "orr r0, r0, r1\n"
136
    );
136
 
137
}
137
        /* store settings */
138
 
138
        "mcr p15, 0, r0, c1, c0, 0\n"
139
 
139
        :
140
/** Sets the address of level 0 page table to CP15 register 2.
140
        :
141
 *
141
        : "r0", "r1"
142
 * @param pt Address of a page table to set.
142
    );
143
 */  
143
}
144
static inline void set_ptl0_address(pte_level0_section_t* pt)
144
 
145
{
145
 
146
    asm volatile (
146
/** Sets the address of level 0 page table to CP15 register 2.
147
        "mcr p15, 0, %0, c2, c0, 0 \n"
147
 *
148
        :
148
 * @param pt Address of a page table to set.
149
        : "r"(pt)
149
 */  
150
    );
150
static inline void set_ptl0_address(pte_level0_section_t* pt)
151
}
151
{
152
 
152
    asm volatile (
153
 
153
        "mcr p15, 0, %0, c2, c0, 0\n"
154
#endif
154
        :
155
 
155
        : "r" (pt)
156
#endif
156
    );
157
 
157
}
158
/** @}
158
 
159
 */
159
 
160
 
160
#endif
-
 
161
 
-
 
162
#endif
-
 
163
 
-
 
164
/** @}
-
 
165
 */
-
 
166