Rev 342 | Rev 501 | Go to most recent revision | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 342 | Rev 413 | ||
---|---|---|---|
Line 30... | Line 30... | ||
30 | #define __ppc32_ASM_H__ |
30 | #define __ppc32_ASM_H__ |
31 | 31 | ||
32 | #include <arch/types.h> |
32 | #include <arch/types.h> |
33 | #include <config.h> |
33 | #include <config.h> |
34 | 34 | ||
35 | /** Set priority level low |
35 | /** Enable interrupts. |
36 | * |
36 | * |
37 | * Enable interrupts and return previous |
37 | * Enable interrupts and return previous |
38 | * value of EE. |
38 | * value of EE. |
- | 39 | * |
|
- | 40 | * @return Old interrupt priority level. |
|
39 | */ |
41 | */ |
40 | static inline pri_t cpu_priority_low(void) { |
42 | static inline ipl_t interrupts_enable(void) { |
41 | pri_t v; |
43 | ipl_t v; |
42 | pri_t tmp; |
44 | ipl_t tmp; |
43 | 45 | ||
44 | __asm__ volatile ( |
46 | __asm__ volatile ( |
45 | "mfmsr %0\n" |
47 | "mfmsr %0\n" |
46 | "mfmsr %1\n" |
48 | "mfmsr %1\n" |
47 | "ori %1, %1, 1 << 15\n" |
49 | "ori %1, %1, 1 << 15\n" |
Line 49... | Line 51... | ||
49 | : "=r" (v), "=r" (tmp) |
51 | : "=r" (v), "=r" (tmp) |
50 | ); |
52 | ); |
51 | return v; |
53 | return v; |
52 | } |
54 | } |
53 | 55 | ||
54 | /** Set priority level high |
56 | /** Disable interrupts. |
55 | * |
57 | * |
56 | * Disable interrupts and return previous |
58 | * Disable interrupts and return previous |
57 | * value of EE. |
59 | * value of EE. |
- | 60 | * |
|
- | 61 | * @return Old interrupt priority level. |
|
58 | */ |
62 | */ |
59 | static inline pri_t cpu_priority_high(void) { |
63 | static inline ipl_t interrupts_disable(void) { |
60 | pri_t v; |
64 | ipl_t v; |
61 | pri_t tmp; |
65 | ipl_t tmp; |
62 | 66 | ||
63 | __asm__ volatile ( |
67 | __asm__ volatile ( |
64 | "mfmsr %0\n" |
68 | "mfmsr %0\n" |
65 | "mfmsr %1\n" |
69 | "mfmsr %1\n" |
66 | "rlwinm %1, %1, 0, 17, 15\n" |
70 | "rlwinm %1, %1, 0, 17, 15\n" |
Line 68... | Line 72... | ||
68 | : "=r" (v), "=r" (tmp) |
72 | : "=r" (v), "=r" (tmp) |
69 | ); |
73 | ); |
70 | return v; |
74 | return v; |
71 | } |
75 | } |
72 | 76 | ||
73 | /** Restore priority level |
77 | /** Restore interrupt priority level. |
74 | * |
78 | * |
75 | * Restore EE. |
79 | * Restore EE. |
- | 80 | * |
|
- | 81 | * @param ipl Saved interrupt priority level. |
|
76 | */ |
82 | */ |
77 | static inline void cpu_priority_restore(pri_t pri) { |
83 | static inline void interrupts_restore(ipl_t ipl) { |
78 | pri_t tmp; |
84 | ipl_t tmp; |
79 | 85 | ||
80 | __asm__ volatile ( |
86 | __asm__ volatile ( |
81 | "mfmsr %1\n" |
87 | "mfmsr %1\n" |
82 | "rlwimi %0, %1, 0, 17, 15\n" |
88 | "rlwimi %0, %1, 0, 17, 15\n" |
83 | "cmpw 0, %0, %1\n" |
89 | "cmpw 0, %0, %1\n" |
84 | "beq 0f\n" |
90 | "beq 0f\n" |
85 | "mtmsr %0\n" |
91 | "mtmsr %0\n" |
86 | "0:\n" |
92 | "0:\n" |
87 | : "=r" (pri), "=r" (tmp) |
93 | : "=r" (ipl), "=r" (tmp) |
88 | : "0" (pri) |
94 | : "0" (ipl) |
89 | ); |
95 | ); |
90 | } |
96 | } |
91 | 97 | ||
92 | /** Return raw priority level |
98 | /** Return interrupt priority level. |
93 | * |
99 | * |
94 | * Return EE. |
100 | * Return EE. |
- | 101 | * |
|
- | 102 | * @return Current interrupt priority level. |
|
95 | */ |
103 | */ |
96 | static inline pri_t cpu_priority_read(void) { |
104 | static inline ipl_t interrupts_read(void) { |
97 | pri_t v; |
105 | ipl_t v; |
98 | __asm__ volatile ( |
106 | __asm__ volatile ( |
99 | "mfmsr %0\n" |
107 | "mfmsr %0\n" |
100 | : "=r" (v) |
108 | : "=r" (v) |
101 | ); |
109 | ); |
102 | return v; |
110 | return v; |