Rev 177 | Rev 501 | Go to most recent revision | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 177 | Rev 341 | ||
---|---|---|---|
Line 24... | Line 24... | ||
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
27 | */ |
27 | */ |
28 | 28 | ||
29 | #ifndef __mips_BARRIER_H__ |
29 | #ifndef __mips32_BARRIER_H__ |
30 | #define __mips_BARRIER_H__ |
30 | #define __mips32_BARRIER_H__ |
31 | 31 | ||
32 | /* |
32 | /* |
33 | * TODO: implement true MIPS memory barriers for macros below. |
33 | * TODO: implement true MIPS memory barriers for macros below. |
34 | */ |
34 | */ |
35 | #define CS_ENTER_BARRIER() __asm__ volatile ("" ::: "memory") |
35 | #define CS_ENTER_BARRIER() __asm__ volatile ("" ::: "memory") |