Rev 740 | Go to most recent revision | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 740 | Rev 742 | ||
---|---|---|---|
Line 28... | Line 28... | ||
28 | 28 | ||
29 | /* |
29 | /* |
30 | * ASID management. |
30 | * ASID management. |
31 | * |
31 | * |
32 | * Because ia64 has much wider ASIDs (18-24 bits) compared to other |
32 | * Because ia64 has much wider ASIDs (18-24 bits) compared to other |
33 | * architectures (e.g. 8 bits on mips32 and 12 bits on sparc32), it is |
33 | * architectures (e.g. 8 bits on mips32 and 13 bits on sparc64), it is |
34 | * inappropriate to use same methods (i.e. genarch/mm/asid_fifo.c) for |
34 | * inappropriate to use same methods (i.e. genarch/mm/asid_fifo.c) for |
35 | * all of them. |
35 | * all of them. |
36 | * |
36 | * |
37 | * Instead, ia64 assigns ASID values from a counter that eventually |
37 | * Instead, ia64 assigns ASID values from a counter that eventually |
38 | * overflows. When this happens, the counter is reset and all TLBs are |
38 | * overflows. When this happens, the counter is reset and all TLBs are |