Subversion Repositories HelenOS

Rev

Rev 2787 | Go to most recent revision | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed

Rev 2787 Rev 3424
Line 82... Line 82...
82
#   else
82
#   else
83
#       define write_barrier()  asm volatile( "" ::: "memory");
83
#       define write_barrier()  asm volatile( "" ::: "memory");
84
#   endif
84
#   endif
85
#endif
85
#endif
86
 
86
 
-
 
87
/*
-
 
88
 * On ia32, the hardware takes care about instruction and data cache coherence,
-
 
89
 * even on SMP systems.  We issue a write barrier to be sure that writes
-
 
90
 * queueing in the store buffer drain to the memory (even though it would be
-
 
91
 * sufficient for them to drain to the D-cache).
-
 
92
 */
-
 
93
#define smc_coherence(a)        write_barrier()
-
 
94
#define smc_coherence_block(a, l)   write_barrier()
-
 
95
 
87
#endif
96
#endif
88
 
97
 
89
/** @}
98
/** @}
90
 */
99
 */