Rev 2787 | Go to most recent revision | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 2787 | Rev 3424 | ||
---|---|---|---|
Line 153... | Line 153... | ||
153 | d->offset_32_63 = offset >> 32; |
153 | d->offset_32_63 = offset >> 32; |
154 | } |
154 | } |
155 | 155 | ||
156 | void tss_initialize(tss_t *t) |
156 | void tss_initialize(tss_t *t) |
157 | { |
157 | { |
158 | memsetb((uintptr_t) t, sizeof(tss_t), 0); |
158 | memsetb(t, sizeof(tss_t), 0); |
159 | } |
159 | } |
160 | 160 | ||
161 | /* |
161 | /* |
162 | * This function takes care of proper setup of IDT and IDTR. |
162 | * This function takes care of proper setup of IDT and IDTR. |
163 | */ |
163 | */ |
Line 237... | Line 237... | ||
237 | void arch_reboot(void) |
237 | void arch_reboot(void) |
238 | { |
238 | { |
239 | preemption_disable(); |
239 | preemption_disable(); |
240 | ipl_t ipl = interrupts_disable(); |
240 | ipl_t ipl = interrupts_disable(); |
241 | 241 | ||
242 | memsetb((uintptr_t) idt, sizeof(idt), 0); |
242 | memsetb(idt, sizeof(idt), 0); |
243 | idtr_load(&idtr); |
243 | idtr_load(&idtr); |
244 | 244 | ||
245 | interrupts_restore(ipl); |
245 | interrupts_restore(ipl); |
246 | asm volatile ( |
246 | asm volatile ( |
247 | "int $0x03\n" |
247 | "int $0x03\n" |