Subversion Repositories HelenOS

Rev

Rev 2955 | Rev 4343 | Go to most recent revision | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed

Rev 2955 Rev 3153
Line 93... Line 93...
93
#   else
93
#   else
94
#       define write_barrier()  asm volatile( "" ::: "memory");
94
#       define write_barrier()  asm volatile( "" ::: "memory");
95
#   endif
95
#   endif
96
#endif
96
#endif
97
 
97
 
-
 
98
/*
-
 
99
 * On ia32, the hardware takes care about instruction and data cache coherence,
-
 
100
 * even on SMP systems.  We issue a write barrier to be sure that writes
-
 
101
 * queueing in the store buffer drain to the memory (even though it would be
-
 
102
 * sufficient for them to drain to the D-cache).
-
 
103
 */
-
 
104
#define smc_coherence(a)        write_barrier()
-
 
105
#define smc_coherence_block(a, l)   write_barrier()
-
 
106
 
98
#endif
107
#endif
99
 
108
 
100
/** @}
109
/** @}
101
 */
110
 */