Subversion Repositories HelenOS

Rev

Rev 2241 | Rev 2257 | Go to most recent revision | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed

Rev 2241 Rev 2254
Line 71... Line 71...
71
/** Access rights to page table: user-no access, kernel-read/write */
71
/** Access rights to page table: user-no access, kernel-read/write */
72
#define PTE_AP_USER_NO_KERNEL_RW            1
72
#define PTE_AP_USER_NO_KERNEL_RW            1
73
 
73
 
74
#ifndef __ASM__
74
#ifndef __ASM__
75
 
75
 
-
 
76
 
76
/** Page table level 0 entry - "section" format (one-level paging, 1MB sized
77
/** Page table level 0 entry - "section" format (one-level paging, 1MB sized
77
 * pages). Used only for booting the kernel. */
78
 * pages). Used only for booting the kernel. */
78
typedef struct {
79
typedef struct {
79
    unsigned descriptor_type     : 2; // PTE_DESCRIPTOR_SECTION (0b10)
80
    unsigned descriptor_type     : 2;
80
    unsigned bufferable          : 1;
81
    unsigned bufferable          : 1;
81
    unsigned cacheable           : 1;
82
    unsigned cacheable           : 1;
82
    unsigned impl_specific       : 1;
83
    unsigned impl_specific       : 1;
83
    unsigned domain              : 4;
84
    unsigned domain              : 4;
84
    unsigned should_be_zero_1    : 1;
85
    unsigned should_be_zero_1    : 1;
Line 86... Line 87...
86
    unsigned should_be_zero_2    : 8;
87
    unsigned should_be_zero_2    : 8;
87
    unsigned section_base_addr   : 12;
88
    unsigned section_base_addr   : 12;
88
} __attribute__ ((packed)) pte_level0_section;
89
} __attribute__ ((packed)) pte_level0_section;
89
 
90
 
90
 
91
 
-
 
92
/** Page table that holds 1:1 mapping for booting the kernel. */
-
 
93
extern pte_level0_section page_table[PTL0_ENTRIES_ARCH];
-
 
94
 
-
 
95
 
-
 
96
/** Starts the MMU - initializes page table and enables paging. */
-
 
97
void mmu_start(void);
-
 
98
 
-
 
99
 
-
 
100
/** Enables paging. */
-
 
101
static inline void enable_paging()
-
 
102
{
-
 
103
    /* c3 - each two bits controls access to the one of domains (16)
-
 
104
     *      0b01 - behave as a client (user) of a domain
-
 
105
     */
-
 
106
    asm volatile (
-
 
107
        // behave as a client of domains
-
 
108
        "ldr r0, =0x55555555       \n"
-
 
109
        "mcr p15, 0, r0, c3, c0, 0 \n"
-
 
110
        // current settings
-
 
111
        "mrc p15, 0, r0, c1, c0, 0 \n"
-
 
112
        /* TODO: talk to Alf why needed
-
 
113
        // mask to disable aligment checks; system & rom bit set to 0 (has no
-
 
114
        // special effect)
-
 
115
        "ldr r1, =0xfffffe8f       \n"
-
 
116
        "and r0, r0, r1            \n"
-
 
117
        */
-
 
118
        // mask to enable paging
-
 
119
        "ldr r1, =0x00000001       \n"
-
 
120
        "orr r0, r0, r1            \n"
-
 
121
        // store settings
-
 
122
        "mcr p15, 0, r0, c1, c0, 0 \n"
-
 
123
        :
-
 
124
        :
-
 
125
        : "r0", "r1"
-
 
126
    );
-
 
127
}
-
 
128
 
-
 
129
 
91
/** Sets the address of level 0 page table.
130
/** Sets the address of level 0 page table.
92
 * \param pt pointer to the page table to set
131
 * \param pt pointer to the page table to set
93
 */  
132
 */  
94
static inline void set_ptl0_address( pte_level0_section* pt) {
133
static inline void set_ptl0_address(pte_level0_section* pt)
-
 
134
{
95
    asm volatile ( "mcr p15, 0, %0, c2, c0, 0 \n"
135
    asm volatile ( "mcr p15, 0, %0, c2, c0, 0 \n"
96
    :
136
        :
97
    : "r"(pt)
137
        : "r"(pt)
98
    );
138
    );
99
   
-
 
100
}
139
}
101
 
140
 
102
/** Page table that holds 1:1 mapping for booting the kernel. */
-
 
103
extern pte_level0_section page_table[PTL0_ENTRIES_ARCH];
-
 
104
 
-
 
105
/** Sets memory mapping for kernel */
-
 
106
void mm_kernel_mapping(void);
-
 
107
 
-
 
108
#endif
141
#endif
109
 
142
 
110
#endif
143
#endif
111
 
144
 
112
/** @}
145
/** @}