Rev 1324 | Rev 2479 | Go to most recent revision | Only display areas with differences | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 1324 | Rev 1787 | ||
---|---|---|---|
1 | /* |
1 | /* |
2 | * The PCI Library -- Direct Configuration access via i386 Ports |
2 | * The PCI Library -- Direct Configuration access via i386 Ports |
3 | * |
3 | * |
4 | * Copyright (c) 1997--2004 Martin Mares <mj@ucw.cz> |
4 | * Copyright (c) 1997--2004 Martin Mares <mj@ucw.cz> |
5 | * |
5 | * |
6 | * May 8, 2006 - Modified and ported to HelenOS by Jakub Jermar. |
6 | * May 8, 2006 - Modified and ported to HelenOS by Jakub Jermar. |
7 | * |
7 | * |
8 | * Can be freely distributed and used under the terms of the GNU GPL. |
8 | * Can be freely distributed and used under the terms of the GNU GPL. |
9 | */ |
9 | */ |
10 | 10 | ||
11 | #include <unistd.h> |
11 | #include <unistd.h> |
12 | 12 | ||
13 | #include "internal.h" |
13 | #include "internal.h" |
14 | 14 | ||
15 | static inline void outb(u8 b, u16 port) |
15 | static inline void outb(u8 b, u16 port) |
16 | { |
16 | { |
17 | asm volatile ("outb %0, %1\n" :: "a" (b), "d" (port)); |
17 | asm volatile ("outb %0, %1\n" :: "a" (b), "d" (port)); |
18 | } |
18 | } |
19 | 19 | ||
20 | static inline void outw(u16 w, u16 port) |
20 | static inline void outw(u16 w, u16 port) |
21 | { |
21 | { |
22 | asm volatile ("outw %0, %1\n" :: "a" (w), "d" (port)); |
22 | asm volatile ("outw %0, %1\n" :: "a" (w), "d" (port)); |
23 | } |
23 | } |
24 | 24 | ||
25 | static inline void outl(u32 l, u16 port) |
25 | static inline void outl(u32 l, u16 port) |
26 | { |
26 | { |
27 | asm volatile ("outl %0, %1\n" :: "a" (l), "d" (port)); |
27 | asm volatile ("outl %0, %1\n" :: "a" (l), "d" (port)); |
28 | } |
28 | } |
29 | 29 | ||
30 | static inline u8 inb(u16 port) |
30 | static inline u8 inb(u16 port) |
31 | { |
31 | { |
32 | u8 val; |
32 | u8 val; |
33 | 33 | ||
34 | asm volatile ("inb %1, %0 \n" : "=a" (val) : "d"(port)); |
34 | asm volatile ("inb %1, %0 \n" : "=a" (val) : "d"(port)); |
35 | return val; |
35 | return val; |
36 | } |
36 | } |
37 | 37 | ||
38 | static inline u16 inw(u16 port) |
38 | static inline u16 inw(u16 port) |
39 | { |
39 | { |
40 | u16 val; |
40 | u16 val; |
41 | 41 | ||
42 | asm volatile ("inw %1, %0 \n" : "=a" (val) : "d"(port)); |
42 | asm volatile ("inw %1, %0 \n" : "=a" (val) : "d"(port)); |
43 | return val; |
43 | return val; |
44 | } |
44 | } |
45 | 45 | ||
46 | static inline u32 inl(u16 port) |
46 | static inline u32 inl(u16 port) |
47 | { |
47 | { |
48 | u32 val; |
48 | u32 val; |
49 | 49 | ||
50 | asm volatile ("inl %1, %0 \n" : "=a" (val) : "d"(port)); |
50 | asm volatile ("inl %1, %0 \n" : "=a" (val) : "d"(port)); |
51 | return val; |
51 | return val; |
52 | } |
52 | } |
53 | 53 | ||
54 | static void conf12_init(struct pci_access *a) |
54 | static void conf12_init(struct pci_access *a) |
55 | { |
55 | { |
56 | } |
56 | } |
57 | 57 | ||
58 | static void conf12_cleanup(struct pci_access *a UNUSED) |
58 | static void conf12_cleanup(struct pci_access *a UNUSED) |
59 | { |
59 | { |
60 | } |
60 | } |
61 | 61 | ||
62 | /* |
62 | /* |
63 | * Before we decide to use direct hardware access mechanisms, we try to do some |
63 | * Before we decide to use direct hardware access mechanisms, we try to do some |
64 | * trivial checks to ensure it at least _seems_ to be working -- we just test |
64 | * trivial checks to ensure it at least _seems_ to be working -- we just test |
65 | * whether bus 00 contains a host bridge (this is similar to checking |
65 | * whether bus 00 contains a host bridge (this is similar to checking |
66 | * techniques used in XFree86, but ours should be more reliable since we |
66 | * techniques used in XFree86, but ours should be more reliable since we |
67 | * attempt to make use of direct access hints provided by the PCI BIOS). |
67 | * attempt to make use of direct access hints provided by the PCI BIOS). |
68 | * |
68 | * |
69 | * This should be close to trivial, but it isn't, because there are buggy |
69 | * This should be close to trivial, but it isn't, because there are buggy |
70 | * chipsets (yes, you guessed it, by Intel and Compaq) that have no class ID. |
70 | * chipsets (yes, you guessed it, by Intel and Compaq) that have no class ID. |
71 | */ |
71 | */ |
72 | 72 | ||
73 | static int intel_sanity_check(struct pci_access *a, struct pci_methods *m) |
73 | static int intel_sanity_check(struct pci_access *a, struct pci_methods *m) |
74 | { |
74 | { |
75 | struct pci_dev d; |
75 | struct pci_dev d; |
76 | 76 | ||
77 | a->debug("...sanity check"); |
77 | a->debug("...sanity check"); |
78 | d.bus = 0; |
78 | d.bus = 0; |
79 | d.func = 0; |
79 | d.func = 0; |
80 | for (d.dev = 0; d.dev < 32; d.dev++) { |
80 | for (d.dev = 0; d.dev < 32; d.dev++) { |
81 | u16 class, vendor; |
81 | u16 class, vendor; |
82 | if (m->read(&d, PCI_CLASS_DEVICE, (byte *) & class, |
82 | if (m->read(&d, PCI_CLASS_DEVICE, (byte *) & class, |
83 | sizeof(class)) |
83 | sizeof(class)) |
84 | && (class == cpu_to_le16(PCI_CLASS_BRIDGE_HOST) |
84 | && (class == cpu_to_le16(PCI_CLASS_BRIDGE_HOST) |
85 | || class == cpu_to_le16(PCI_CLASS_DISPLAY_VGA)) |
85 | || class == cpu_to_le16(PCI_CLASS_DISPLAY_VGA)) |
86 | || m->read(&d, PCI_VENDOR_ID, (byte *) & vendor, |
86 | || m->read(&d, PCI_VENDOR_ID, (byte *) & vendor, |
87 | sizeof(vendor)) |
87 | sizeof(vendor)) |
88 | && (vendor == cpu_to_le16(PCI_VENDOR_ID_INTEL) |
88 | && (vendor == cpu_to_le16(PCI_VENDOR_ID_INTEL) |
89 | || vendor == cpu_to_le16(PCI_VENDOR_ID_COMPAQ))) { |
89 | || vendor == cpu_to_le16(PCI_VENDOR_ID_COMPAQ))) { |
90 | a->debug("...outside the Asylum at 0/%02x/0", |
90 | a->debug("...outside the Asylum at 0/%02x/0", |
91 | d.dev); |
91 | d.dev); |
92 | return 1; |
92 | return 1; |
93 | } |
93 | } |
94 | } |
94 | } |
95 | a->debug("...insane"); |
95 | a->debug("...insane"); |
96 | return 0; |
96 | return 0; |
97 | } |
97 | } |
98 | 98 | ||
99 | /* |
99 | /* |
100 | * Configuration type 1 |
100 | * Configuration type 1 |
101 | */ |
101 | */ |
102 | 102 | ||
103 | #define CONFIG_CMD(bus, device_fn, where) (0x80000000 | (bus << 16) | (device_fn << 8) | (where & ~3)) |
103 | #define CONFIG_CMD(bus, device_fn, where) (0x80000000 | (bus << 16) | (device_fn << 8) | (where & ~3)) |
104 | 104 | ||
105 | static int conf1_detect(struct pci_access *a) |
105 | static int conf1_detect(struct pci_access *a) |
106 | { |
106 | { |
107 | unsigned int tmp; |
107 | unsigned int tmp; |
108 | int res = 0; |
108 | int res = 0; |
109 | 109 | ||
110 | outb(0x01, 0xCFB); |
110 | outb(0x01, 0xCFB); |
111 | tmp = inl(0xCF8); |
111 | tmp = inl(0xCF8); |
112 | outl(0x80000000, 0xCF8); |
112 | outl(0x80000000, 0xCF8); |
113 | if (inl(0xCF8) == 0x80000000) |
113 | if (inl(0xCF8) == 0x80000000) |
114 | res = 1; |
114 | res = 1; |
115 | outl(tmp, 0xCF8); |
115 | outl(tmp, 0xCF8); |
116 | if (res) |
116 | if (res) |
117 | res = intel_sanity_check(a, &pm_intel_conf1); |
117 | res = intel_sanity_check(a, &pm_intel_conf1); |
118 | return res; |
118 | return res; |
119 | } |
119 | } |
120 | 120 | ||
121 | static int conf1_read(struct pci_dev *d, int pos, byte * buf, int len) |
121 | static int conf1_read(struct pci_dev *d, int pos, byte * buf, int len) |
122 | { |
122 | { |
123 | int addr = 0xcfc + (pos & 3); |
123 | int addr = 0xcfc + (pos & 3); |
124 | 124 | ||
125 | if (pos >= 256) |
125 | if (pos >= 256) |
126 | return 0; |
126 | return 0; |
127 | 127 | ||
128 | outl(0x80000000 | ((d->bus & 0xff) << 16) | |
128 | outl(0x80000000 | ((d->bus & 0xff) << 16) | |
129 | (PCI_DEVFN(d->dev, d->func) << 8) | (pos & ~3), 0xcf8); |
129 | (PCI_DEVFN(d->dev, d->func) << 8) | (pos & ~3), 0xcf8); |
130 | 130 | ||
131 | switch (len) { |
131 | switch (len) { |
132 | case 1: |
132 | case 1: |
133 | buf[0] = inb(addr); |
133 | buf[0] = inb(addr); |
134 | break; |
134 | break; |
135 | case 2: |
135 | case 2: |
136 | ((u16 *) buf)[0] = cpu_to_le16(inw(addr)); |
136 | ((u16 *) buf)[0] = cpu_to_le16(inw(addr)); |
137 | break; |
137 | break; |
138 | case 4: |
138 | case 4: |
139 | ((u32 *) buf)[0] = cpu_to_le32(inl(addr)); |
139 | ((u32 *) buf)[0] = cpu_to_le32(inl(addr)); |
140 | break; |
140 | break; |
141 | default: |
141 | default: |
142 | return pci_generic_block_read(d, pos, buf, len); |
142 | return pci_generic_block_read(d, pos, buf, len); |
143 | } |
143 | } |
144 | return 1; |
144 | return 1; |
145 | } |
145 | } |
146 | 146 | ||
147 | static int conf1_write(struct pci_dev *d, int pos, byte * buf, int len) |
147 | static int conf1_write(struct pci_dev *d, int pos, byte * buf, int len) |
148 | { |
148 | { |
149 | int addr = 0xcfc + (pos & 3); |
149 | int addr = 0xcfc + (pos & 3); |
150 | 150 | ||
151 | if (pos >= 256) |
151 | if (pos >= 256) |
152 | return 0; |
152 | return 0; |
153 | 153 | ||
154 | outl(0x80000000 | ((d->bus & 0xff) << 16) | |
154 | outl(0x80000000 | ((d->bus & 0xff) << 16) | |
155 | (PCI_DEVFN(d->dev, d->func) << 8) | (pos & ~3), 0xcf8); |
155 | (PCI_DEVFN(d->dev, d->func) << 8) | (pos & ~3), 0xcf8); |
156 | 156 | ||
157 | switch (len) { |
157 | switch (len) { |
158 | case 1: |
158 | case 1: |
159 | outb(buf[0], addr); |
159 | outb(buf[0], addr); |
160 | break; |
160 | break; |
161 | case 2: |
161 | case 2: |
162 | outw(le16_to_cpu(((u16 *) buf)[0]), addr); |
162 | outw(le16_to_cpu(((u16 *) buf)[0]), addr); |
163 | break; |
163 | break; |
164 | case 4: |
164 | case 4: |
165 | outl(le32_to_cpu(((u32 *) buf)[0]), addr); |
165 | outl(le32_to_cpu(((u32 *) buf)[0]), addr); |
166 | break; |
166 | break; |
167 | default: |
167 | default: |
168 | return pci_generic_block_write(d, pos, buf, len); |
168 | return pci_generic_block_write(d, pos, buf, len); |
169 | } |
169 | } |
170 | return 1; |
170 | return 1; |
171 | } |
171 | } |
172 | 172 | ||
173 | /* |
173 | /* |
174 | * Configuration type 2. Obsolete and brain-damaged, but existing. |
174 | * Configuration type 2. Obsolete and brain-damaged, but existing. |
175 | */ |
175 | */ |
176 | 176 | ||
177 | static int conf2_detect(struct pci_access *a) |
177 | static int conf2_detect(struct pci_access *a) |
178 | { |
178 | { |
179 | /* This is ugly and tends to produce false positives. Beware. */ |
179 | /* This is ugly and tends to produce false positives. Beware. */ |
180 | outb(0x00, 0xCFB); |
180 | outb(0x00, 0xCFB); |
181 | outb(0x00, 0xCF8); |
181 | outb(0x00, 0xCF8); |
182 | outb(0x00, 0xCFA); |
182 | outb(0x00, 0xCFA); |
183 | if (inb(0xCF8) == 0x00 && inb(0xCFA) == 0x00) |
183 | if (inb(0xCF8) == 0x00 && inb(0xCFA) == 0x00) |
184 | return intel_sanity_check(a, &pm_intel_conf2); |
184 | return intel_sanity_check(a, &pm_intel_conf2); |
185 | else |
185 | else |
186 | return 0; |
186 | return 0; |
187 | } |
187 | } |
188 | 188 | ||
189 | static int conf2_read(struct pci_dev *d, int pos, byte * buf, int len) |
189 | static int conf2_read(struct pci_dev *d, int pos, byte * buf, int len) |
190 | { |
190 | { |
191 | int addr = 0xc000 | (d->dev << 8) | pos; |
191 | int addr = 0xc000 | (d->dev << 8) | pos; |
192 | 192 | ||
193 | if (pos >= 256) |
193 | if (pos >= 256) |
194 | return 0; |
194 | return 0; |
195 | 195 | ||
196 | if (d->dev >= 16) |
196 | if (d->dev >= 16) |
197 | /* conf2 supports only 16 devices per bus */ |
197 | /* conf2 supports only 16 devices per bus */ |
198 | return 0; |
198 | return 0; |
199 | outb((d->func << 1) | 0xf0, 0xcf8); |
199 | outb((d->func << 1) | 0xf0, 0xcf8); |
200 | outb(d->bus, 0xcfa); |
200 | outb(d->bus, 0xcfa); |
201 | switch (len) { |
201 | switch (len) { |
202 | case 1: |
202 | case 1: |
203 | buf[0] = inb(addr); |
203 | buf[0] = inb(addr); |
204 | break; |
204 | break; |
205 | case 2: |
205 | case 2: |
206 | ((u16 *) buf)[0] = cpu_to_le16(inw(addr)); |
206 | ((u16 *) buf)[0] = cpu_to_le16(inw(addr)); |
207 | break; |
207 | break; |
208 | case 4: |
208 | case 4: |
209 | ((u32 *) buf)[0] = cpu_to_le32(inl(addr)); |
209 | ((u32 *) buf)[0] = cpu_to_le32(inl(addr)); |
210 | break; |
210 | break; |
211 | default: |
211 | default: |
212 | outb(0, 0xcf8); |
212 | outb(0, 0xcf8); |
213 | return pci_generic_block_read(d, pos, buf, len); |
213 | return pci_generic_block_read(d, pos, buf, len); |
214 | } |
214 | } |
215 | outb(0, 0xcf8); |
215 | outb(0, 0xcf8); |
216 | return 1; |
216 | return 1; |
217 | } |
217 | } |
218 | 218 | ||
219 | static int conf2_write(struct pci_dev *d, int pos, byte * buf, int len) |
219 | static int conf2_write(struct pci_dev *d, int pos, byte * buf, int len) |
220 | { |
220 | { |
221 | int addr = 0xc000 | (d->dev << 8) | pos; |
221 | int addr = 0xc000 | (d->dev << 8) | pos; |
222 | 222 | ||
223 | if (pos >= 256) |
223 | if (pos >= 256) |
224 | return 0; |
224 | return 0; |
225 | 225 | ||
226 | if (d->dev >= 16) |
226 | if (d->dev >= 16) |
227 | d->access->error("conf2_write: only first 16 devices exist."); |
227 | d->access->error("conf2_write: only first 16 devices exist."); |
228 | outb((d->func << 1) | 0xf0, 0xcf8); |
228 | outb((d->func << 1) | 0xf0, 0xcf8); |
229 | outb(d->bus, 0xcfa); |
229 | outb(d->bus, 0xcfa); |
230 | switch (len) { |
230 | switch (len) { |
231 | case 1: |
231 | case 1: |
232 | outb(buf[0], addr); |
232 | outb(buf[0], addr); |
233 | break; |
233 | break; |
234 | case 2: |
234 | case 2: |
235 | outw(le16_to_cpu(*(u16 *) buf), addr); |
235 | outw(le16_to_cpu(*(u16 *) buf), addr); |
236 | break; |
236 | break; |
237 | case 4: |
237 | case 4: |
238 | outl(le32_to_cpu(*(u32 *) buf), addr); |
238 | outl(le32_to_cpu(*(u32 *) buf), addr); |
239 | break; |
239 | break; |
240 | default: |
240 | default: |
241 | outb(0, 0xcf8); |
241 | outb(0, 0xcf8); |
242 | return pci_generic_block_write(d, pos, buf, len); |
242 | return pci_generic_block_write(d, pos, buf, len); |
243 | } |
243 | } |
244 | outb(0, 0xcf8); |
244 | outb(0, 0xcf8); |
245 | return 1; |
245 | return 1; |
246 | } |
246 | } |
247 | 247 | ||
248 | struct pci_methods pm_intel_conf1 = { |
248 | struct pci_methods pm_intel_conf1 = { |
249 | "Intel-conf1", |
249 | "Intel-conf1", |
250 | NULL, /* config */ |
250 | NULL, /* config */ |
251 | conf1_detect, |
251 | conf1_detect, |
252 | conf12_init, |
252 | conf12_init, |
253 | conf12_cleanup, |
253 | conf12_cleanup, |
254 | pci_generic_scan, |
254 | pci_generic_scan, |
255 | pci_generic_fill_info, |
255 | pci_generic_fill_info, |
256 | conf1_read, |
256 | conf1_read, |
257 | conf1_write, |
257 | conf1_write, |
258 | NULL, /* init_dev */ |
258 | NULL, /* init_dev */ |
259 | NULL /* cleanup_dev */ |
259 | NULL /* cleanup_dev */ |
260 | }; |
260 | }; |
261 | 261 | ||
262 | struct pci_methods pm_intel_conf2 = { |
262 | struct pci_methods pm_intel_conf2 = { |
263 | "Intel-conf2", |
263 | "Intel-conf2", |
264 | NULL, /* config */ |
264 | NULL, /* config */ |
265 | conf2_detect, |
265 | conf2_detect, |
266 | conf12_init, |
266 | conf12_init, |
267 | conf12_cleanup, |
267 | conf12_cleanup, |
268 | pci_generic_scan, |
268 | pci_generic_scan, |
269 | pci_generic_fill_info, |
269 | pci_generic_fill_info, |
270 | conf2_read, |
270 | conf2_read, |
271 | conf2_write, |
271 | conf2_write, |
272 | NULL, /* init_dev */ |
272 | NULL, /* init_dev */ |
273 | NULL /* cleanup_dev */ |
273 | NULL /* cleanup_dev */ |
274 | }; |
274 | }; |
275 | 275 |