Subversion Repositories HelenOS

Rev

Rev 3982 | Rev 4094 | Go to most recent revision | Only display areas with differences | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed

Rev 3982 Rev 4042
1
/*
1
/*
2
 * Copyright (c) 2009 Jakub Jermar
2
 * Copyright (c) 2009 Jakub Jermar
3
 * All rights reserved.
3
 * All rights reserved.
4
 *
4
 *
5
 * Redistribution and use in source and binary forms, with or without
5
 * Redistribution and use in source and binary forms, with or without
6
 * modification, are permitted provided that the following conditions
6
 * modification, are permitted provided that the following conditions
7
 * are met:
7
 * are met:
8
 *
8
 *
9
 * - Redistributions of source code must retain the above copyright
9
 * - Redistributions of source code must retain the above copyright
10
 *   notice, this list of conditions and the following disclaimer.
10
 *   notice, this list of conditions and the following disclaimer.
11
 * - Redistributions in binary form must reproduce the above copyright
11
 * - Redistributions in binary form must reproduce the above copyright
12
 *   notice, this list of conditions and the following disclaimer in the
12
 *   notice, this list of conditions and the following disclaimer in the
13
 *   documentation and/or other materials provided with the distribution.
13
 *   documentation and/or other materials provided with the distribution.
14
 * - The name of the author may not be used to endorse or promote products
14
 * - The name of the author may not be used to endorse or promote products
15
 *   derived from this software without specific prior written permission.
15
 *   derived from this software without specific prior written permission.
16
 *
16
 *
17
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
17
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
19
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
20
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
22
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
23
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
25
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
 */
27
 */
28
 
28
 
29
/** @addtogroup genarch
29
/** @addtogroup genarch
30
 * @{
30
 * @{
31
 */
31
 */
32
/**
32
/**
33
 * @file
33
 * @file
34
 * @brief   Zilog 8530 serial port driver.
34
 * @brief   Zilog 8530 serial controller driver.
35
 */
35
 */
36
 
36
 
37
#include <genarch/kbd/z8530.h>
37
#include <genarch/drivers/z8530/z8530.h>
38
#include <genarch/kbd/key.h>
-
 
39
#include <genarch/kbd/scanc.h>
-
 
40
#include <genarch/kbd/scanc_sun.h>
-
 
41
#include <arch/drivers/kbd.h>
-
 
42
#include <console/console.h>
-
 
43
#include <console/chardev.h>
38
#include <console/chardev.h>
44
#include <ddi/irq.h>
39
#include <ddi/irq.h>
45
#include <arch/asm.h>
40
#include <arch/asm.h>
46
#include <mm/slab.h>
41
#include <mm/slab.h>
47
 
42
 
48
static inline void z8530_write(ioport8_t *ctl, uint8_t reg, uint8_t val)
43
static inline void z8530_write(ioport8_t *ctl, uint8_t reg, uint8_t val)
49
{
44
{
50
    /*
45
    /*
51
     * Registers 8-15 will automatically issue the Point High
46
     * Registers 8-15 will automatically issue the Point High
52
     * command as their bit 3 is 1.
47
     * command as their bit 3 is 1.
53
     */
48
     */
54
    pio_write_8(ctl, reg);  /* select register */
49
    pio_write_8(ctl, reg);  /* select register */
55
    pio_write_8(ctl, val);  /* write value */
50
    pio_write_8(ctl, val);  /* write value */
56
}
51
}
57
 
52
 
58
static inline uint8_t z8530_read(ioport8_t *ctl, uint8_t reg)
53
static inline uint8_t z8530_read(ioport8_t *ctl, uint8_t reg)
59
{
54
{
60
    /*
55
    /*
61
     * Registers 8-15 will automatically issue the Point High
56
     * Registers 8-15 will automatically issue the Point High
62
     * command as their bit 3 is 1.
57
     * command as their bit 3 is 1.
63
     */
58
     */
64
    pio_write_8(ctl, reg);  /* select register */
59
    pio_write_8(ctl, reg);  /* select register */
65
    return pio_read_8(ctl);
60
    return pio_read_8(ctl);
66
}
61
}
67
 
62
 
68
/*
-
 
69
 * These codes read from z8530 data register are silently ignored.
-
 
70
 */
-
 
71
#define IGNORE_CODE 0x7f        /* all keys up */
-
 
72
 
-
 
73
static void z8530_suspend(chardev_t *);
-
 
74
static void z8530_resume(chardev_t *);
-
 
75
 
-
 
76
static chardev_operations_t ops = {
-
 
77
    .suspend = z8530_suspend,
-
 
78
    .resume = z8530_resume,
-
 
79
};
-
 
80
 
-
 
81
/** Initialize z8530. */
63
/** Initialize z8530. */
82
bool
64
bool
83
z8530_init(z8530_t *dev, devno_t devno, inr_t inr, cir_t cir, void *cir_arg)
65
z8530_init(z8530_t *dev, devno_t devno, inr_t inr, cir_t cir, void *cir_arg,
-
 
66
    chardev_t *devout)
84
{
67
{
85
    z8530_instance_t *instance;
68
    z8530_instance_t *instance;
86
 
69
 
87
    chardev_initialize("z8530_kbd", &kbrd, &ops);
-
 
88
    stdin = &kbrd;
-
 
89
 
-
 
90
    instance = malloc(sizeof(z8530_instance_t), FRAME_ATOMIC);
70
    instance = malloc(sizeof(z8530_instance_t), FRAME_ATOMIC);
91
    if (!instance)
71
    if (!instance)
92
        return false;
72
        return false;
93
 
73
 
94
    instance->devno = devno;
74
    instance->devno = devno;
95
    instance->z8530 = dev;
75
    instance->z8530 = dev;
-
 
76
    instance->devout = devout;
96
 
77
 
97
    irq_initialize(&instance->irq);
78
    irq_initialize(&instance->irq);
98
    instance->irq.devno = devno;
79
    instance->irq.devno = devno;
99
    instance->irq.inr = inr;
80
    instance->irq.inr = inr;
100
    instance->irq.claim = z8530_claim;
81
    instance->irq.claim = z8530_claim;
101
    instance->irq.handler = z8530_irq_handler;
82
    instance->irq.handler = z8530_irq_handler;
102
    instance->irq.instance = instance;
83
    instance->irq.instance = instance;
103
    instance->irq.cir = cir;
84
    instance->irq.cir = cir;
104
    instance->irq.cir_arg = cir_arg;
85
    instance->irq.cir_arg = cir_arg;
105
    irq_register(&instance->irq);
86
    irq_register(&instance->irq);
106
 
87
 
107
    (void) z8530_read(&dev->ctl_a, RR8);
88
    (void) z8530_read(&dev->ctl_a, RR8);
108
 
89
 
109
    /*
90
    /*
110
     * Clear any pending TX interrupts or we never manage
91
     * Clear any pending TX interrupts or we never manage
111
     * to set FHC UART interrupt state to idle.
92
     * to set FHC UART interrupt state to idle.
112
     */
93
     */
113
    z8530_write(&dev->ctl_a, WR0, WR0_TX_IP_RST);
94
    z8530_write(&dev->ctl_a, WR0, WR0_TX_IP_RST);
114
 
95
 
115
    /* interrupt on all characters */
96
    /* interrupt on all characters */
116
    z8530_write(&dev->ctl_a, WR1, WR1_IARCSC);
97
    z8530_write(&dev->ctl_a, WR1, WR1_IARCSC);
117
 
98
 
118
    /* 8 bits per character and enable receiver */
99
    /* 8 bits per character and enable receiver */
119
    z8530_write(&dev->ctl_a, WR3, WR3_RX8BITSCH | WR3_RX_ENABLE);
100
    z8530_write(&dev->ctl_a, WR3, WR3_RX8BITSCH | WR3_RX_ENABLE);
120
   
101
   
121
    /* Master Interrupt Enable. */
102
    /* Master Interrupt Enable. */
122
    z8530_write(&dev->ctl_a, WR9, WR9_MIE);
103
    z8530_write(&dev->ctl_a, WR9, WR9_MIE);
123
 
104
 
124
    return true;
105
    return true;
125
}
106
}
126
 
107
 
127
/* Called from getc(). */
-
 
128
void z8530_resume(chardev_t *d)
-
 
129
{
-
 
130
}
-
 
131
 
-
 
132
/* Called from getc(). */
-
 
133
void z8530_suspend(chardev_t *d)
-
 
134
{
-
 
135
}
-
 
136
 
-
 
137
irq_ownership_t z8530_claim(irq_t *irq)
108
irq_ownership_t z8530_claim(irq_t *irq)
138
{
109
{
139
    z8530_instance_t *instance = irq->instance;
110
    z8530_instance_t *instance = irq->instance;
140
    z8530_t *dev = instance->z8530;
111
    z8530_t *dev = instance->z8530;
141
 
112
 
142
    return (z8530_read(&dev->ctl_a, RR0) & RR0_RCA);
113
    if (z8530_read(&dev->ctl_a, RR0) & RR0_RCA)
-
 
114
        return IRQ_ACCEPT;
-
 
115
    else
-
 
116
        return IRQ_DECLINE;
143
}
117
}
144
 
118
 
145
void z8530_irq_handler(irq_t *irq)
119
void z8530_irq_handler(irq_t *irq)
146
{
120
{
147
    z8530_instance_t *instance = irq->instance;
121
    z8530_instance_t *instance = irq->instance;
148
    z8530_t *dev = instance->z8530;
122
    z8530_t *dev = instance->z8530;
149
    uint8_t x;
123
    uint8_t x;
150
 
124
 
151
    if (z8530_read(&dev->ctl_a, RR0) & RR0_RCA) {
125
    if (z8530_read(&dev->ctl_a, RR0) & RR0_RCA) {
152
        x = z8530_read(&dev->ctl_a, RR8);
126
        x = z8530_read(&dev->ctl_a, RR8);
153
        if (x != IGNORE_CODE) {
-
 
154
            if (x & KEY_RELEASE)
127
        if (instance->devout)
155
                key_released(x ^ KEY_RELEASE);
128
            chardev_push_character(instance->devout, x);
156
            else
-
 
157
                key_pressed(x);
-
 
158
        }
-
 
159
    }
129
    }
160
}
130
}
161
 
131
 
162
/** @}
132
/** @}
163
 */
133
 */
164
 
134