Subversion Repositories HelenOS

Rev

Rev 1946 | Rev 2071 | Go to most recent revision | Only display areas with differences | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed

Rev 1946 Rev 1984
1
/*
1
/*
2
 * Copyright (C) 2006 Jakub Jermar
2
 * Copyright (C) 2006 Jakub Jermar
3
 * All rights reserved.
3
 * All rights reserved.
4
 *
4
 *
5
 * Redistribution and use in source and binary forms, with or without
5
 * Redistribution and use in source and binary forms, with or without
6
 * modification, are permitted provided that the following conditions
6
 * modification, are permitted provided that the following conditions
7
 * are met:
7
 * are met:
8
 *
8
 *
9
 * - Redistributions of source code must retain the above copyright
9
 * - Redistributions of source code must retain the above copyright
10
 *   notice, this list of conditions and the following disclaimer.
10
 *   notice, this list of conditions and the following disclaimer.
11
 * - Redistributions in binary form must reproduce the above copyright
11
 * - Redistributions in binary form must reproduce the above copyright
12
 *   notice, this list of conditions and the following disclaimer in the
12
 *   notice, this list of conditions and the following disclaimer in the
13
 *   documentation and/or other materials provided with the distribution.
13
 *   documentation and/or other materials provided with the distribution.
14
 * - The name of the author may not be used to endorse or promote products
14
 * - The name of the author may not be used to endorse or promote products
15
 *   derived from this software without specific prior written permission.
15
 *   derived from this software without specific prior written permission.
16
 *
16
 *
17
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
17
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
19
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
20
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
22
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
23
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
25
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
 */
27
 */
28
 
28
 
29
/** @addtogroup sparc64
29
/** @addtogroup sparc64
30
 * @{
30
 * @{
31
 */
31
 */
32
/**
32
/**
33
 * @file
33
 * @file
34
 * @brief   PCI driver.
34
 * @brief   PCI driver.
35
 */
35
 */
36
 
36
 
37
#include <arch/drivers/pci.h>
37
#include <arch/drivers/pci.h>
38
#include <genarch/ofw/ofw_tree.h>
38
#include <genarch/ofw/ofw_tree.h>
39
#include <arch/trap/interrupt.h>
39
#include <arch/trap/interrupt.h>
40
#include <arch/mm/page.h>
40
#include <arch/mm/page.h>
41
#include <mm/slab.h>
41
#include <mm/slab.h>
42
#include <arch/types.h>
42
#include <arch/types.h>
43
#include <typedefs.h>
43
#include <typedefs.h>
44
#include <debug.h>
44
#include <debug.h>
45
#include <print.h>
45
#include <print.h>
46
#include <func.h>
46
#include <func.h>
47
#include <arch/asm.h>
47
#include <arch/asm.h>
48
 
48
 
49
#define PCI_SABRE_REGS_REG  0
49
#define PCI_SABRE_REGS_REG  0
50
 
50
 
51
#define PCI_SABRE_IMAP_BASE 0x200
51
#define PCI_SABRE_IMAP_BASE 0x200
52
#define PCI_SABRE_ICLR_BASE 0x300
52
#define PCI_SABRE_ICLR_BASE 0x300
53
 
53
 
-
 
54
#define PCI_PSYCHO_REGS_REG 2   
-
 
55
 
-
 
56
#define PCI_PSYCHO_IMAP_BASE    0x200
-
 
57
#define PCI_PSYCHO_ICLR_BASE    0x300   
-
 
58
 
54
static pci_t *pci_sabre_init(ofw_tree_node_t *node);
59
static pci_t *pci_sabre_init(ofw_tree_node_t *node);
55
static void pci_sabre_enable_interrupt(pci_t *pci, int inr);
60
static void pci_sabre_enable_interrupt(pci_t *pci, int inr);
56
static void pci_sabre_clear_interrupt(pci_t *pci, int inr);
61
static void pci_sabre_clear_interrupt(pci_t *pci, int inr);
57
 
62
 
-
 
63
static pci_t *pci_psycho_init(ofw_tree_node_t *node);
-
 
64
static void pci_psycho_enable_interrupt(pci_t *pci, int inr);
-
 
65
static void pci_psycho_clear_interrupt(pci_t *pci, int inr);
-
 
66
 
58
/** PCI operations for Sabre model. */
67
/** PCI operations for Sabre model. */
59
static pci_operations_t pci_sabre_ops = {
68
static pci_operations_t pci_sabre_ops = {
60
    .enable_interrupt = pci_sabre_enable_interrupt,
69
    .enable_interrupt = pci_sabre_enable_interrupt,
61
    .clear_interrupt = pci_sabre_clear_interrupt
70
    .clear_interrupt = pci_sabre_clear_interrupt
62
};
71
};
-
 
72
/** PCI operations for Psycho model. */
-
 
73
static pci_operations_t pci_psycho_ops = {
-
 
74
    .enable_interrupt = pci_psycho_enable_interrupt,
-
 
75
    .clear_interrupt = pci_psycho_clear_interrupt
-
 
76
};
63
 
77
 
64
/** Initialize PCI controller (model Sabre). */
78
/** Initialize PCI controller (model Sabre).
-
 
79
 *
-
 
80
 * @param node OpenFirmware device tree node of the Sabre.
-
 
81
 *
-
 
82
 * @return Address of the initialized PCI structure.
-
 
83
 */
65
pci_t *pci_sabre_init(ofw_tree_node_t *node)
84
pci_t *pci_sabre_init(ofw_tree_node_t *node)
66
{
85
{
67
    pci_t *pci;
86
    pci_t *pci;
68
    ofw_tree_property_t *prop;
87
    ofw_tree_property_t *prop;
69
 
88
 
70
    /*
89
    /*
71
     * Get registers.
90
     * Get registers.
72
     */
91
     */
73
    prop = ofw_tree_getprop(node, "reg");
92
    prop = ofw_tree_getprop(node, "reg");
74
    if (!prop || !prop->value)
93
    if (!prop || !prop->value)
75
        return NULL;
94
        return NULL;
76
 
95
 
77
    ofw_upa_reg_t *reg = prop->value;
96
    ofw_upa_reg_t *reg = prop->value;
78
    count_t regs = prop->size / sizeof(ofw_upa_reg_t);
97
    count_t regs = prop->size / sizeof(ofw_upa_reg_t);
79
 
98
 
80
    if (regs < PCI_SABRE_REGS_REG + 1)
99
    if (regs < PCI_SABRE_REGS_REG + 1)
81
        return NULL;
100
        return NULL;
82
 
101
 
83
    uintptr_t paddr;
102
    uintptr_t paddr;
84
    if (!ofw_upa_apply_ranges(node->parent, &reg[PCI_SABRE_REGS_REG], &paddr))
103
    if (!ofw_upa_apply_ranges(node->parent, &reg[PCI_SABRE_REGS_REG], &paddr))
85
        return NULL;
104
        return NULL;
86
 
105
 
87
    pci = (pci_t *) malloc(sizeof(pci_t), FRAME_ATOMIC);
106
    pci = (pci_t *) malloc(sizeof(pci_t), FRAME_ATOMIC);
88
    if (!pci)
107
    if (!pci)
89
        return NULL;
108
        return NULL;
90
 
109
 
91
    pci->model = PCI_SABRE;
110
    pci->model = PCI_SABRE;
92
    pci->op = &pci_sabre_ops;
111
    pci->op = &pci_sabre_ops;
93
    pci->reg = (uint64_t *) hw_map(paddr, reg[PCI_SABRE_REGS_REG].size);
112
    pci->reg = (uint64_t *) hw_map(paddr, reg[PCI_SABRE_REGS_REG].size);
94
 
113
 
95
    return pci;
114
    return pci;
96
}
115
}
97
 
116
 
-
 
117
 
-
 
118
/** Initialize the Psycho PCI controller.
-
 
119
 *
-
 
120
 * @param node OpenFirmware device tree node of the Psycho.
-
 
121
 *
-
 
122
 * @return Address of the initialized PCI structure.
-
 
123
 */
-
 
124
pci_t *pci_psycho_init(ofw_tree_node_t *node)
-
 
125
{
-
 
126
    pci_t *pci;
-
 
127
    ofw_tree_property_t *prop;
-
 
128
 
-
 
129
    /*
-
 
130
     * Get registers.
-
 
131
     */
-
 
132
    prop = ofw_tree_getprop(node, "reg");
-
 
133
    if (!prop || !prop->value)
-
 
134
        return NULL;
-
 
135
 
-
 
136
    ofw_upa_reg_t *reg = prop->value;
-
 
137
    count_t regs = prop->size / sizeof(ofw_upa_reg_t);
-
 
138
 
-
 
139
    if (regs < PCI_PSYCHO_REGS_REG + 1)
-
 
140
        return NULL;
-
 
141
 
-
 
142
    uintptr_t paddr;
-
 
143
    if (!ofw_upa_apply_ranges(node->parent, &reg[PCI_PSYCHO_REGS_REG], &paddr))
-
 
144
        return NULL;
-
 
145
 
-
 
146
    pci = (pci_t *) malloc(sizeof(pci_t), FRAME_ATOMIC);
-
 
147
    if (!pci)
-
 
148
        return NULL;
-
 
149
 
-
 
150
    pci->model = PCI_PSYCHO;
-
 
151
    pci->op = &pci_psycho_ops;
-
 
152
    pci->reg = (uint64_t *) hw_map(paddr, reg[PCI_PSYCHO_REGS_REG].size);
-
 
153
 
-
 
154
    return pci;
-
 
155
}
-
 
156
 
98
void pci_sabre_enable_interrupt(pci_t *pci, int inr)
157
void pci_sabre_enable_interrupt(pci_t *pci, int inr)
99
{
158
{
100
    pci->reg[PCI_SABRE_IMAP_BASE + (inr & INO_MASK)] |= IMAP_V_MASK;
159
    pci->reg[PCI_SABRE_IMAP_BASE + (inr & INO_MASK)] |= IMAP_V_MASK;
101
}
160
}
102
 
161
 
103
void pci_sabre_clear_interrupt(pci_t *pci, int inr)
162
void pci_sabre_clear_interrupt(pci_t *pci, int inr)
104
{
163
{
105
    pci->reg[PCI_SABRE_ICLR_BASE + (inr & INO_MASK)] = 0;
164
    pci->reg[PCI_SABRE_ICLR_BASE + (inr & INO_MASK)] = 0;
106
}
165
}
107
 
166
 
-
 
167
void pci_psycho_enable_interrupt(pci_t *pci, int inr)
-
 
168
{
-
 
169
    pci->reg[PCI_PSYCHO_IMAP_BASE + (inr & INO_MASK)] |= IMAP_V_MASK;
-
 
170
}
-
 
171
 
-
 
172
void pci_psycho_clear_interrupt(pci_t *pci, int inr)
-
 
173
{
-
 
174
    pci->reg[PCI_PSYCHO_ICLR_BASE + (inr & INO_MASK)] = 0;
-
 
175
}
-
 
176
 
108
/** Initialize PCI controller. */
177
/** Initialize PCI controller. */
109
pci_t *pci_init(ofw_tree_node_t *node)
178
pci_t *pci_init(ofw_tree_node_t *node)
110
{
179
{
111
    ofw_tree_property_t *prop;
180
    ofw_tree_property_t *prop;
112
 
181
 
113
    /*
182
    /*
114
     * First, verify this is a PCI node.
183
     * First, verify this is a PCI node.
115
     */
184
     */
116
    ASSERT(strcmp(ofw_tree_node_name(node), "pci") == 0);
185
    ASSERT(strcmp(ofw_tree_node_name(node), "pci") == 0);
117
 
186
 
118
    /*
187
    /*
119
     * Determine PCI controller model.
188
     * Determine PCI controller model.
120
     */
189
     */
121
    prop = ofw_tree_getprop(node, "model");
190
    prop = ofw_tree_getprop(node, "model");
122
    if (!prop || !prop->value)
191
    if (!prop || !prop->value)
123
        return NULL;
192
        return NULL;
124
   
193
   
125
    if (strcmp(prop->value, "SUNW,sabre") == 0) {
194
    if (strcmp(prop->value, "SUNW,sabre") == 0) {
126
        /*
195
        /*
127
         * PCI controller Sabre.
196
         * PCI controller Sabre.
128
         * This model is found on UltraSPARC IIi based machines.
197
         * This model is found on UltraSPARC IIi based machines.
129
         */
198
         */
130
        return pci_sabre_init(node);
199
        return pci_sabre_init(node);
-
 
200
    } else if (strcmp(prop->value, "SUNW,psycho") == 0) {
-
 
201
        /*
-
 
202
         * PCI controller Psycho.
-
 
203
         * Used on UltraSPARC II based processors, for instance,
-
 
204
         * on Ultra 60.
-
 
205
         */
-
 
206
        return pci_psycho_init(node);
131
    } else {
207
    } else {
132
        /*
208
        /*
133
         * Unsupported model.
209
         * Unsupported model.
134
         */
210
         */
135
        printf("Unsupported PCI controller model (%s).\n", prop->value);
211
        printf("Unsupported PCI controller model (%s).\n", prop->value);
136
    }
212
    }
137
 
213
 
138
    return NULL;
214
    return NULL;
139
}
215
}
140
 
216
 
141
void pci_enable_interrupt(pci_t *pci, int inr)
217
void pci_enable_interrupt(pci_t *pci, int inr)
142
{
218
{
143
    ASSERT(pci->model);
219
    ASSERT(pci->model);
144
    ASSERT(pci->op && pci->op->enable_interrupt);
220
    ASSERT(pci->op && pci->op->enable_interrupt);
145
    pci->op->enable_interrupt(pci, inr);
221
    pci->op->enable_interrupt(pci, inr);
146
}
222
}
147
 
223
 
148
void pci_clear_interrupt(pci_t *pci, int inr)
224
void pci_clear_interrupt(pci_t *pci, int inr)
149
{
225
{
150
    ASSERT(pci->model);
226
    ASSERT(pci->model);
151
    ASSERT(pci->op && pci->op->clear_interrupt);
227
    ASSERT(pci->op && pci->op->clear_interrupt);
152
    pci->op->clear_interrupt(pci, inr);
228
    pci->op->clear_interrupt(pci, inr);
153
}
229
}
154
 
230
 
155
/** @}
231
/** @}
156
 */
232
 */
157
 
233