Rev 2071 | Rev 3654 | Go to most recent revision | Only display areas with differences | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 2071 | Rev 2089 | ||
---|---|---|---|
1 | /* |
1 | /* |
2 | * Copyright (c) 2006 Jakub Jermar |
2 | * Copyright (c) 2006 Jakub Jermar |
3 | * All rights reserved. |
3 | * All rights reserved. |
4 | * |
4 | * |
5 | * Redistribution and use in source and binary forms, with or without |
5 | * Redistribution and use in source and binary forms, with or without |
6 | * modification, are permitted provided that the following conditions |
6 | * modification, are permitted provided that the following conditions |
7 | * are met: |
7 | * are met: |
8 | * |
8 | * |
9 | * - Redistributions of source code must retain the above copyright |
9 | * - Redistributions of source code must retain the above copyright |
10 | * notice, this list of conditions and the following disclaimer. |
10 | * notice, this list of conditions and the following disclaimer. |
11 | * - Redistributions in binary form must reproduce the above copyright |
11 | * - Redistributions in binary form must reproduce the above copyright |
12 | * notice, this list of conditions and the following disclaimer in the |
12 | * notice, this list of conditions and the following disclaimer in the |
13 | * documentation and/or other materials provided with the distribution. |
13 | * documentation and/or other materials provided with the distribution. |
14 | * - The name of the author may not be used to endorse or promote products |
14 | * - The name of the author may not be used to endorse or promote products |
15 | * derived from this software without specific prior written permission. |
15 | * derived from this software without specific prior written permission. |
16 | * |
16 | * |
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
27 | */ |
27 | */ |
28 | 28 | ||
29 | /** @addtogroup sparc64 |
29 | /** @addtogroup sparc64 |
30 | * @{ |
30 | * @{ |
31 | */ |
31 | */ |
32 | /** |
32 | /** |
33 | * @file |
33 | * @file |
34 | * @brief PCI driver. |
34 | * @brief PCI driver. |
35 | */ |
35 | */ |
36 | 36 | ||
37 | #include <arch/drivers/pci.h> |
37 | #include <arch/drivers/pci.h> |
38 | #include <genarch/ofw/ofw_tree.h> |
38 | #include <genarch/ofw/ofw_tree.h> |
39 | #include <arch/trap/interrupt.h> |
39 | #include <arch/trap/interrupt.h> |
40 | #include <arch/mm/page.h> |
40 | #include <mm/page.h> |
41 | #include <mm/slab.h> |
41 | #include <mm/slab.h> |
42 | #include <arch/types.h> |
42 | #include <arch/types.h> |
43 | #include <typedefs.h> |
- | |
44 | #include <debug.h> |
43 | #include <debug.h> |
45 | #include <print.h> |
44 | #include <print.h> |
46 | #include <func.h> |
45 | #include <func.h> |
47 | #include <arch/asm.h> |
46 | #include <arch/asm.h> |
48 | 47 | ||
49 | #define PCI_SABRE_REGS_REG 0 |
48 | #define PCI_SABRE_REGS_REG 0 |
50 | 49 | ||
51 | #define PCI_SABRE_IMAP_BASE 0x200 |
50 | #define PCI_SABRE_IMAP_BASE 0x200 |
52 | #define PCI_SABRE_ICLR_BASE 0x300 |
51 | #define PCI_SABRE_ICLR_BASE 0x300 |
53 | 52 | ||
54 | #define PCI_PSYCHO_REGS_REG 2 |
53 | #define PCI_PSYCHO_REGS_REG 2 |
55 | 54 | ||
56 | #define PCI_PSYCHO_IMAP_BASE 0x200 |
55 | #define PCI_PSYCHO_IMAP_BASE 0x200 |
57 | #define PCI_PSYCHO_ICLR_BASE 0x300 |
56 | #define PCI_PSYCHO_ICLR_BASE 0x300 |
58 | 57 | ||
59 | static pci_t *pci_sabre_init(ofw_tree_node_t *node); |
58 | static pci_t *pci_sabre_init(ofw_tree_node_t *node); |
60 | static void pci_sabre_enable_interrupt(pci_t *pci, int inr); |
59 | static void pci_sabre_enable_interrupt(pci_t *pci, int inr); |
61 | static void pci_sabre_clear_interrupt(pci_t *pci, int inr); |
60 | static void pci_sabre_clear_interrupt(pci_t *pci, int inr); |
62 | 61 | ||
63 | static pci_t *pci_psycho_init(ofw_tree_node_t *node); |
62 | static pci_t *pci_psycho_init(ofw_tree_node_t *node); |
64 | static void pci_psycho_enable_interrupt(pci_t *pci, int inr); |
63 | static void pci_psycho_enable_interrupt(pci_t *pci, int inr); |
65 | static void pci_psycho_clear_interrupt(pci_t *pci, int inr); |
64 | static void pci_psycho_clear_interrupt(pci_t *pci, int inr); |
66 | 65 | ||
67 | /** PCI operations for Sabre model. */ |
66 | /** PCI operations for Sabre model. */ |
68 | static pci_operations_t pci_sabre_ops = { |
67 | static pci_operations_t pci_sabre_ops = { |
69 | .enable_interrupt = pci_sabre_enable_interrupt, |
68 | .enable_interrupt = pci_sabre_enable_interrupt, |
70 | .clear_interrupt = pci_sabre_clear_interrupt |
69 | .clear_interrupt = pci_sabre_clear_interrupt |
71 | }; |
70 | }; |
72 | /** PCI operations for Psycho model. */ |
71 | /** PCI operations for Psycho model. */ |
73 | static pci_operations_t pci_psycho_ops = { |
72 | static pci_operations_t pci_psycho_ops = { |
74 | .enable_interrupt = pci_psycho_enable_interrupt, |
73 | .enable_interrupt = pci_psycho_enable_interrupt, |
75 | .clear_interrupt = pci_psycho_clear_interrupt |
74 | .clear_interrupt = pci_psycho_clear_interrupt |
76 | }; |
75 | }; |
77 | 76 | ||
78 | /** Initialize PCI controller (model Sabre). |
77 | /** Initialize PCI controller (model Sabre). |
79 | * |
78 | * |
80 | * @param node OpenFirmware device tree node of the Sabre. |
79 | * @param node OpenFirmware device tree node of the Sabre. |
81 | * |
80 | * |
82 | * @return Address of the initialized PCI structure. |
81 | * @return Address of the initialized PCI structure. |
83 | */ |
82 | */ |
84 | pci_t *pci_sabre_init(ofw_tree_node_t *node) |
83 | pci_t *pci_sabre_init(ofw_tree_node_t *node) |
85 | { |
84 | { |
86 | pci_t *pci; |
85 | pci_t *pci; |
87 | ofw_tree_property_t *prop; |
86 | ofw_tree_property_t *prop; |
88 | 87 | ||
89 | /* |
88 | /* |
90 | * Get registers. |
89 | * Get registers. |
91 | */ |
90 | */ |
92 | prop = ofw_tree_getprop(node, "reg"); |
91 | prop = ofw_tree_getprop(node, "reg"); |
93 | if (!prop || !prop->value) |
92 | if (!prop || !prop->value) |
94 | return NULL; |
93 | return NULL; |
95 | 94 | ||
96 | ofw_upa_reg_t *reg = prop->value; |
95 | ofw_upa_reg_t *reg = prop->value; |
97 | count_t regs = prop->size / sizeof(ofw_upa_reg_t); |
96 | count_t regs = prop->size / sizeof(ofw_upa_reg_t); |
98 | 97 | ||
99 | if (regs < PCI_SABRE_REGS_REG + 1) |
98 | if (regs < PCI_SABRE_REGS_REG + 1) |
100 | return NULL; |
99 | return NULL; |
101 | 100 | ||
102 | uintptr_t paddr; |
101 | uintptr_t paddr; |
103 | if (!ofw_upa_apply_ranges(node->parent, ®[PCI_SABRE_REGS_REG], &paddr)) |
102 | if (!ofw_upa_apply_ranges(node->parent, ®[PCI_SABRE_REGS_REG], &paddr)) |
104 | return NULL; |
103 | return NULL; |
105 | 104 | ||
106 | pci = (pci_t *) malloc(sizeof(pci_t), FRAME_ATOMIC); |
105 | pci = (pci_t *) malloc(sizeof(pci_t), FRAME_ATOMIC); |
107 | if (!pci) |
106 | if (!pci) |
108 | return NULL; |
107 | return NULL; |
109 | 108 | ||
110 | pci->model = PCI_SABRE; |
109 | pci->model = PCI_SABRE; |
111 | pci->op = &pci_sabre_ops; |
110 | pci->op = &pci_sabre_ops; |
112 | pci->reg = (uint64_t *) hw_map(paddr, reg[PCI_SABRE_REGS_REG].size); |
111 | pci->reg = (uint64_t *) hw_map(paddr, reg[PCI_SABRE_REGS_REG].size); |
113 | 112 | ||
114 | return pci; |
113 | return pci; |
115 | } |
114 | } |
116 | 115 | ||
117 | 116 | ||
118 | /** Initialize the Psycho PCI controller. |
117 | /** Initialize the Psycho PCI controller. |
119 | * |
118 | * |
120 | * @param node OpenFirmware device tree node of the Psycho. |
119 | * @param node OpenFirmware device tree node of the Psycho. |
121 | * |
120 | * |
122 | * @return Address of the initialized PCI structure. |
121 | * @return Address of the initialized PCI structure. |
123 | */ |
122 | */ |
124 | pci_t *pci_psycho_init(ofw_tree_node_t *node) |
123 | pci_t *pci_psycho_init(ofw_tree_node_t *node) |
125 | { |
124 | { |
126 | pci_t *pci; |
125 | pci_t *pci; |
127 | ofw_tree_property_t *prop; |
126 | ofw_tree_property_t *prop; |
128 | 127 | ||
129 | /* |
128 | /* |
130 | * Get registers. |
129 | * Get registers. |
131 | */ |
130 | */ |
132 | prop = ofw_tree_getprop(node, "reg"); |
131 | prop = ofw_tree_getprop(node, "reg"); |
133 | if (!prop || !prop->value) |
132 | if (!prop || !prop->value) |
134 | return NULL; |
133 | return NULL; |
135 | 134 | ||
136 | ofw_upa_reg_t *reg = prop->value; |
135 | ofw_upa_reg_t *reg = prop->value; |
137 | count_t regs = prop->size / sizeof(ofw_upa_reg_t); |
136 | count_t regs = prop->size / sizeof(ofw_upa_reg_t); |
138 | 137 | ||
139 | if (regs < PCI_PSYCHO_REGS_REG + 1) |
138 | if (regs < PCI_PSYCHO_REGS_REG + 1) |
140 | return NULL; |
139 | return NULL; |
141 | 140 | ||
142 | uintptr_t paddr; |
141 | uintptr_t paddr; |
143 | if (!ofw_upa_apply_ranges(node->parent, ®[PCI_PSYCHO_REGS_REG], &paddr)) |
142 | if (!ofw_upa_apply_ranges(node->parent, ®[PCI_PSYCHO_REGS_REG], &paddr)) |
144 | return NULL; |
143 | return NULL; |
145 | 144 | ||
146 | pci = (pci_t *) malloc(sizeof(pci_t), FRAME_ATOMIC); |
145 | pci = (pci_t *) malloc(sizeof(pci_t), FRAME_ATOMIC); |
147 | if (!pci) |
146 | if (!pci) |
148 | return NULL; |
147 | return NULL; |
149 | 148 | ||
150 | pci->model = PCI_PSYCHO; |
149 | pci->model = PCI_PSYCHO; |
151 | pci->op = &pci_psycho_ops; |
150 | pci->op = &pci_psycho_ops; |
152 | pci->reg = (uint64_t *) hw_map(paddr, reg[PCI_PSYCHO_REGS_REG].size); |
151 | pci->reg = (uint64_t *) hw_map(paddr, reg[PCI_PSYCHO_REGS_REG].size); |
153 | 152 | ||
154 | return pci; |
153 | return pci; |
155 | } |
154 | } |
156 | 155 | ||
157 | void pci_sabre_enable_interrupt(pci_t *pci, int inr) |
156 | void pci_sabre_enable_interrupt(pci_t *pci, int inr) |
158 | { |
157 | { |
159 | pci->reg[PCI_SABRE_IMAP_BASE + (inr & INO_MASK)] |= IMAP_V_MASK; |
158 | pci->reg[PCI_SABRE_IMAP_BASE + (inr & INO_MASK)] |= IMAP_V_MASK; |
160 | } |
159 | } |
161 | 160 | ||
162 | void pci_sabre_clear_interrupt(pci_t *pci, int inr) |
161 | void pci_sabre_clear_interrupt(pci_t *pci, int inr) |
163 | { |
162 | { |
164 | pci->reg[PCI_SABRE_ICLR_BASE + (inr & INO_MASK)] = 0; |
163 | pci->reg[PCI_SABRE_ICLR_BASE + (inr & INO_MASK)] = 0; |
165 | } |
164 | } |
166 | 165 | ||
167 | void pci_psycho_enable_interrupt(pci_t *pci, int inr) |
166 | void pci_psycho_enable_interrupt(pci_t *pci, int inr) |
168 | { |
167 | { |
169 | pci->reg[PCI_PSYCHO_IMAP_BASE + (inr & INO_MASK)] |= IMAP_V_MASK; |
168 | pci->reg[PCI_PSYCHO_IMAP_BASE + (inr & INO_MASK)] |= IMAP_V_MASK; |
170 | } |
169 | } |
171 | 170 | ||
172 | void pci_psycho_clear_interrupt(pci_t *pci, int inr) |
171 | void pci_psycho_clear_interrupt(pci_t *pci, int inr) |
173 | { |
172 | { |
174 | pci->reg[PCI_PSYCHO_ICLR_BASE + (inr & INO_MASK)] = 0; |
173 | pci->reg[PCI_PSYCHO_ICLR_BASE + (inr & INO_MASK)] = 0; |
175 | } |
174 | } |
176 | 175 | ||
177 | /** Initialize PCI controller. */ |
176 | /** Initialize PCI controller. */ |
178 | pci_t *pci_init(ofw_tree_node_t *node) |
177 | pci_t *pci_init(ofw_tree_node_t *node) |
179 | { |
178 | { |
180 | ofw_tree_property_t *prop; |
179 | ofw_tree_property_t *prop; |
181 | 180 | ||
182 | /* |
181 | /* |
183 | * First, verify this is a PCI node. |
182 | * First, verify this is a PCI node. |
184 | */ |
183 | */ |
185 | ASSERT(strcmp(ofw_tree_node_name(node), "pci") == 0); |
184 | ASSERT(strcmp(ofw_tree_node_name(node), "pci") == 0); |
186 | 185 | ||
187 | /* |
186 | /* |
188 | * Determine PCI controller model. |
187 | * Determine PCI controller model. |
189 | */ |
188 | */ |
190 | prop = ofw_tree_getprop(node, "model"); |
189 | prop = ofw_tree_getprop(node, "model"); |
191 | if (!prop || !prop->value) |
190 | if (!prop || !prop->value) |
192 | return NULL; |
191 | return NULL; |
193 | 192 | ||
194 | if (strcmp(prop->value, "SUNW,sabre") == 0) { |
193 | if (strcmp(prop->value, "SUNW,sabre") == 0) { |
195 | /* |
194 | /* |
196 | * PCI controller Sabre. |
195 | * PCI controller Sabre. |
197 | * This model is found on UltraSPARC IIi based machines. |
196 | * This model is found on UltraSPARC IIi based machines. |
198 | */ |
197 | */ |
199 | return pci_sabre_init(node); |
198 | return pci_sabre_init(node); |
200 | } else if (strcmp(prop->value, "SUNW,psycho") == 0) { |
199 | } else if (strcmp(prop->value, "SUNW,psycho") == 0) { |
201 | /* |
200 | /* |
202 | * PCI controller Psycho. |
201 | * PCI controller Psycho. |
203 | * Used on UltraSPARC II based processors, for instance, |
202 | * Used on UltraSPARC II based processors, for instance, |
204 | * on Ultra 60. |
203 | * on Ultra 60. |
205 | */ |
204 | */ |
206 | return pci_psycho_init(node); |
205 | return pci_psycho_init(node); |
207 | } else { |
206 | } else { |
208 | /* |
207 | /* |
209 | * Unsupported model. |
208 | * Unsupported model. |
210 | */ |
209 | */ |
211 | printf("Unsupported PCI controller model (%s).\n", prop->value); |
210 | printf("Unsupported PCI controller model (%s).\n", prop->value); |
212 | } |
211 | } |
213 | 212 | ||
214 | return NULL; |
213 | return NULL; |
215 | } |
214 | } |
216 | 215 | ||
217 | void pci_enable_interrupt(pci_t *pci, int inr) |
216 | void pci_enable_interrupt(pci_t *pci, int inr) |
218 | { |
217 | { |
219 | ASSERT(pci->model); |
218 | ASSERT(pci->model); |
220 | ASSERT(pci->op && pci->op->enable_interrupt); |
219 | ASSERT(pci->op && pci->op->enable_interrupt); |
221 | pci->op->enable_interrupt(pci, inr); |
220 | pci->op->enable_interrupt(pci, inr); |
222 | } |
221 | } |
223 | 222 | ||
224 | void pci_clear_interrupt(pci_t *pci, int inr) |
223 | void pci_clear_interrupt(pci_t *pci, int inr) |
225 | { |
224 | { |
226 | ASSERT(pci->model); |
225 | ASSERT(pci->model); |
227 | ASSERT(pci->op && pci->op->clear_interrupt); |
226 | ASSERT(pci->op && pci->op->clear_interrupt); |
228 | pci->op->clear_interrupt(pci, inr); |
227 | pci->op->clear_interrupt(pci, inr); |
229 | } |
228 | } |
230 | 229 | ||
231 | /** @} |
230 | /** @} |
232 | */ |
231 | */ |
233 | 232 |