Rev 1837 | Rev 1901 | Go to most recent revision | Only display areas with differences | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 1837 | Rev 1888 | ||
---|---|---|---|
1 | /* |
1 | /* |
2 | * Copyright (C) 2003-2004 Jakub Jermar |
2 | * Copyright (C) 2003-2004 Jakub Jermar |
3 | * All rights reserved. |
3 | * All rights reserved. |
4 | * |
4 | * |
5 | * Redistribution and use in source and binary forms, with or without |
5 | * Redistribution and use in source and binary forms, with or without |
6 | * modification, are permitted provided that the following conditions |
6 | * modification, are permitted provided that the following conditions |
7 | * are met: |
7 | * are met: |
8 | * |
8 | * |
9 | * - Redistributions of source code must retain the above copyright |
9 | * - Redistributions of source code must retain the above copyright |
10 | * notice, this list of conditions and the following disclaimer. |
10 | * notice, this list of conditions and the following disclaimer. |
11 | * - Redistributions in binary form must reproduce the above copyright |
11 | * - Redistributions in binary form must reproduce the above copyright |
12 | * notice, this list of conditions and the following disclaimer in the |
12 | * notice, this list of conditions and the following disclaimer in the |
13 | * documentation and/or other materials provided with the distribution. |
13 | * documentation and/or other materials provided with the distribution. |
14 | * - The name of the author may not be used to endorse or promote products |
14 | * - The name of the author may not be used to endorse or promote products |
15 | * derived from this software without specific prior written permission. |
15 | * derived from this software without specific prior written permission. |
16 | * |
16 | * |
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
27 | */ |
27 | */ |
28 | 28 | ||
29 | /** @addtogroup mips32 |
29 | /** @addtogroup mips32 |
30 | * @{ |
30 | * @{ |
31 | */ |
31 | */ |
32 | /** @file |
32 | /** @file |
33 | */ |
33 | */ |
34 | 34 | ||
35 | - | ||
36 | #include <arch.h> |
35 | #include <arch.h> |
37 | #include <arch/boot.h> |
36 | #include <arch/boot.h> |
38 | #include <arch/cp0.h> |
37 | #include <arch/cp0.h> |
39 | #include <arch/exception.h> |
38 | #include <arch/exception.h> |
40 | #include <arch/asm.h> |
39 | #include <arch/asm.h> |
41 | #include <mm/as.h> |
40 | #include <mm/as.h> |
42 | 41 | ||
43 | #include <userspace.h> |
42 | #include <userspace.h> |
44 | #include <arch/console.h> |
43 | #include <arch/console.h> |
45 | #include <memstr.h> |
44 | #include <memstr.h> |
46 | #include <proc/thread.h> |
45 | #include <proc/thread.h> |
47 | #include <proc/uarg.h> |
46 | #include <proc/uarg.h> |
48 | #include <print.h> |
47 | #include <print.h> |
49 | #include <syscall/syscall.h> |
48 | #include <syscall/syscall.h> |
50 | #include <sysinfo/sysinfo.h> |
49 | #include <sysinfo/sysinfo.h> |
51 | 50 | ||
52 | #include <arch/interrupt.h> |
51 | #include <arch/interrupt.h> |
53 | #include <arch/drivers/arc.h> |
52 | #include <arch/drivers/arc.h> |
54 | #include <console/chardev.h> |
53 | #include <console/chardev.h> |
55 | #include <arch/debugger.h> |
54 | #include <arch/debugger.h> |
56 | #include <genarch/fb/fb.h> |
55 | #include <genarch/fb/fb.h> |
57 | #include <macros.h> |
56 | #include <macros.h> |
58 | 57 | ||
59 | #include <arch/asm/regname.h> |
58 | #include <arch/asm/regname.h> |
60 | 59 | ||
61 | /* Size of the code jumping to the exception handler code |
60 | /* Size of the code jumping to the exception handler code |
62 | * - J+NOP |
61 | * - J+NOP |
63 | */ |
62 | */ |
64 | #define EXCEPTION_JUMP_SIZE 8 |
63 | #define EXCEPTION_JUMP_SIZE 8 |
65 | 64 | ||
66 | #define TLB_EXC ((char *) 0x80000000) |
65 | #define TLB_EXC ((char *) 0x80000000) |
67 | #define NORM_EXC ((char *) 0x80000180) |
66 | #define NORM_EXC ((char *) 0x80000180) |
68 | #define CACHE_EXC ((char *) 0x80000100) |
67 | #define CACHE_EXC ((char *) 0x80000100) |
69 | 68 | ||
70 | 69 | ||
71 | /* Why the linker moves the variable 64K away in assembler |
70 | /* Why the linker moves the variable 64K away in assembler |
72 | * when not in .text section ???????? |
71 | * when not in .text section ???????? |
73 | */ |
72 | */ |
74 | uintptr_t supervisor_sp __attribute__ ((section (".text"))); |
73 | uintptr_t supervisor_sp __attribute__ ((section (".text"))); |
75 | /* Stack pointer saved when entering user mode */ |
74 | /* Stack pointer saved when entering user mode */ |
76 | /* TODO: How do we do it on SMP system???? */ |
75 | /* TODO: How do we do it on SMP system???? */ |
77 | bootinfo_t bootinfo __attribute__ ((section (".text"))); |
76 | bootinfo_t bootinfo __attribute__ ((section (".text"))); |
78 | 77 | ||
79 | void arch_pre_main(void) |
78 | void arch_pre_main(void) |
80 | { |
79 | { |
81 | /* Setup usermode */ |
80 | /* Setup usermode */ |
82 | init.cnt = bootinfo.cnt; |
81 | init.cnt = bootinfo.cnt; |
83 | 82 | ||
84 | uint32_t i; |
83 | uint32_t i; |
85 | 84 | ||
86 | for (i = 0; i < bootinfo.cnt; i++) { |
85 | for (i = 0; i < bootinfo.cnt; i++) { |
87 | init.tasks[i].addr = bootinfo.tasks[i].addr; |
86 | init.tasks[i].addr = bootinfo.tasks[i].addr; |
88 | init.tasks[i].size = bootinfo.tasks[i].size; |
87 | init.tasks[i].size = bootinfo.tasks[i].size; |
89 | } |
88 | } |
90 | } |
89 | } |
91 | 90 | ||
92 | void arch_pre_mm_init(void) |
91 | void arch_pre_mm_init(void) |
93 | { |
92 | { |
94 | /* It is not assumed by default */ |
93 | /* It is not assumed by default */ |
95 | interrupts_disable(); |
94 | interrupts_disable(); |
96 | 95 | ||
97 | /* Initialize dispatch table */ |
96 | /* Initialize dispatch table */ |
98 | exception_init(); |
97 | exception_init(); |
99 | arc_init(); |
98 | arc_init(); |
100 | 99 | ||
101 | /* Copy the exception vectors to the right places */ |
100 | /* Copy the exception vectors to the right places */ |
102 | memcpy(TLB_EXC, (char *)tlb_refill_entry, EXCEPTION_JUMP_SIZE); |
101 | memcpy(TLB_EXC, (char *)tlb_refill_entry, EXCEPTION_JUMP_SIZE); |
103 | memcpy(NORM_EXC, (char *)exception_entry, EXCEPTION_JUMP_SIZE); |
102 | memcpy(NORM_EXC, (char *)exception_entry, EXCEPTION_JUMP_SIZE); |
104 | memcpy(CACHE_EXC, (char *)cache_error_entry, EXCEPTION_JUMP_SIZE); |
103 | memcpy(CACHE_EXC, (char *)cache_error_entry, EXCEPTION_JUMP_SIZE); |
105 | 104 | ||
106 | interrupt_init(); |
105 | interrupt_init(); |
107 | /* |
106 | /* |
108 | * Switch to BEV normal level so that exception vectors point to the kernel. |
107 | * Switch to BEV normal level so that exception vectors point to the kernel. |
109 | * Clear the error level. |
108 | * Clear the error level. |
110 | */ |
109 | */ |
111 | cp0_status_write(cp0_status_read() & ~(cp0_status_bev_bootstrap_bit|cp0_status_erl_error_bit)); |
110 | cp0_status_write(cp0_status_read() & ~(cp0_status_bev_bootstrap_bit|cp0_status_erl_error_bit)); |
112 | 111 | ||
113 | /* |
112 | /* |
114 | * Mask all interrupts |
113 | * Mask all interrupts |
115 | */ |
114 | */ |
116 | cp0_mask_all_int(); |
115 | cp0_mask_all_int(); |
117 | 116 | ||
118 | /* |
117 | /* |
119 | * Unmask hardware clock interrupt. |
118 | * Unmask hardware clock interrupt. |
120 | */ |
119 | */ |
121 | cp0_unmask_int(TIMER_IRQ); |
120 | cp0_unmask_int(TIMER_IRQ); |
122 | 121 | ||
123 | console_init(); |
122 | console_init(); |
124 | debugger_init(); |
123 | debugger_init(); |
125 | } |
124 | } |
126 | 125 | ||
127 | void arch_post_mm_init(void) |
126 | void arch_post_mm_init(void) |
128 | { |
127 | { |
129 | #ifdef CONFIG_FB |
128 | #ifdef CONFIG_FB |
130 | fb_init(0x12000000, 640, 480, 24, 1920, false); // gxemul framebuffer |
129 | fb_init(0x12000000, 640, 480, 24, 1920, false); // gxemul framebuffer |
131 | #endif |
130 | #endif |
132 | sysinfo_set_item_val("machine." STRING(MACHINE),NULL,1); |
131 | sysinfo_set_item_val("machine." STRING(MACHINE),NULL,1); |
133 | } |
132 | } |
134 | 133 | ||
135 | void arch_pre_smp_init(void) |
134 | void arch_pre_smp_init(void) |
136 | { |
135 | { |
137 | } |
136 | } |
138 | 137 | ||
139 | void arch_post_smp_init(void) |
138 | void arch_post_smp_init(void) |
140 | { |
139 | { |
141 | } |
140 | } |
142 | 141 | ||
143 | void userspace(uspace_arg_t *kernel_uarg) |
142 | void userspace(uspace_arg_t *kernel_uarg) |
144 | { |
143 | { |
145 | /* EXL=1, UM=1, IE=1 */ |
144 | /* EXL=1, UM=1, IE=1 */ |
146 | cp0_status_write(cp0_status_read() | (cp0_status_exl_exception_bit | |
145 | cp0_status_write(cp0_status_read() | (cp0_status_exl_exception_bit | |
147 | cp0_status_um_bit | |
146 | cp0_status_um_bit | |
148 | cp0_status_ie_enabled_bit)); |
147 | cp0_status_ie_enabled_bit)); |
149 | cp0_epc_write((uintptr_t) kernel_uarg->uspace_entry); |
148 | cp0_epc_write((uintptr_t) kernel_uarg->uspace_entry); |
150 | userspace_asm(((uintptr_t) kernel_uarg->uspace_stack+PAGE_SIZE), |
149 | userspace_asm(((uintptr_t) kernel_uarg->uspace_stack+PAGE_SIZE), |
151 | (uintptr_t) kernel_uarg->uspace_uarg, |
150 | (uintptr_t) kernel_uarg->uspace_uarg, |
152 | (uintptr_t) kernel_uarg->uspace_entry); |
151 | (uintptr_t) kernel_uarg->uspace_entry); |
153 | while (1) |
152 | while (1) |
154 | ; |
153 | ; |
155 | } |
154 | } |
156 | 155 | ||
157 | /** Perform mips32 specific tasks needed before the new task is run. */ |
156 | /** Perform mips32 specific tasks needed before the new task is run. */ |
158 | void before_task_runs_arch(void) |
157 | void before_task_runs_arch(void) |
159 | { |
158 | { |
160 | } |
159 | } |
161 | 160 | ||
162 | /** Perform mips32 specific tasks needed before the new thread is scheduled. */ |
161 | /** Perform mips32 specific tasks needed before the new thread is scheduled. */ |
163 | void before_thread_runs_arch(void) |
162 | void before_thread_runs_arch(void) |
164 | { |
163 | { |
165 | supervisor_sp = (uintptr_t) &THREAD->kstack[THREAD_STACK_SIZE-SP_DELTA]; |
164 | supervisor_sp = (uintptr_t) &THREAD->kstack[THREAD_STACK_SIZE-SP_DELTA]; |
166 | } |
165 | } |
167 | 166 | ||
168 | void after_thread_ran_arch(void) |
167 | void after_thread_ran_arch(void) |
169 | { |
168 | { |
170 | } |
169 | } |
171 | 170 | ||
172 | /** Set thread-local-storage pointer |
171 | /** Set thread-local-storage pointer |
173 | * |
172 | * |
174 | * We have it currently in K1, it is |
173 | * We have it currently in K1, it is |
175 | * possible to have it separately in the future. |
174 | * possible to have it separately in the future. |
176 | */ |
175 | */ |
177 | unative_t sys_tls_set(unative_t addr) |
176 | unative_t sys_tls_set(unative_t addr) |
178 | { |
177 | { |
179 | return 0; |
178 | return 0; |
180 | } |
179 | } |
181 | 180 | ||
182 | - | ||
183 | /** @} |
181 | /** @} |
184 | */ |
182 | */ |
185 | 183 |