Rev 1787 | Rev 2071 | Go to most recent revision | Only display areas with differences | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 1787 | Rev 1877 | ||
---|---|---|---|
1 | /* |
1 | /* |
2 | * Copyright (C) 2005 Jakub Vana |
2 | * Copyright (C) 2005 Jakub Vana |
3 | * All rights reserved. |
3 | * All rights reserved. |
4 | * |
4 | * |
5 | * Redistribution and use in source and binary forms, with or without |
5 | * Redistribution and use in source and binary forms, with or without |
6 | * modification, are permitted provided that the following conditions |
6 | * modification, are permitted provided that the following conditions |
7 | * are met: |
7 | * are met: |
8 | * |
8 | * |
9 | * - Redistributions of source code must retain the above copyright |
9 | * - Redistributions of source code must retain the above copyright |
10 | * notice, this list of conditions and the following disclaimer. |
10 | * notice, this list of conditions and the following disclaimer. |
11 | * - Redistributions in binary form must reproduce the above copyright |
11 | * - Redistributions in binary form must reproduce the above copyright |
12 | * notice, this list of conditions and the following disclaimer in the |
12 | * notice, this list of conditions and the following disclaimer in the |
13 | * documentation and/or other materials provided with the distribution. |
13 | * documentation and/or other materials provided with the distribution. |
14 | * - The name of the author may not be used to endorse or promote products |
14 | * - The name of the author may not be used to endorse or promote products |
15 | * derived from this software without specific prior written permission. |
15 | * derived from this software without specific prior written permission. |
16 | * |
16 | * |
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
27 | */ |
27 | */ |
28 | 28 | ||
29 | /** @addtogroup ia32 |
29 | /** @addtogroup ia32 |
30 | * @{ |
30 | * @{ |
31 | */ |
31 | */ |
32 | /** @file |
32 | /** @file |
33 | * |
33 | * |
34 | */ |
34 | */ |
35 | 35 | ||
36 | #include <fpu_context.h> |
36 | #include <fpu_context.h> |
37 | #include <arch.h> |
37 | #include <arch.h> |
38 | #include <cpu.h> |
38 | #include <cpu.h> |
39 | 39 | ||
40 | typedef void (*fpu_context_function)(fpu_context_t *fctx); |
40 | typedef void (*fpu_context_function)(fpu_context_t *fctx); |
41 | 41 | ||
42 | static fpu_context_function fpu_save,fpu_restore; |
42 | static fpu_context_function fpu_save, fpu_restore; |
43 | - | ||
44 | - | ||
45 | 43 | ||
46 | static void fpu_context_f_save(fpu_context_t *fctx) |
44 | static void fpu_context_f_save(fpu_context_t *fctx) |
47 | { |
45 | { |
48 | __asm__ volatile ( |
46 | __asm__ volatile ( |
49 | "fnsave %0" |
47 | "fnsave %0" |
50 | : "=m"(*fctx) |
48 | : "=m"(*fctx) |
51 | ); |
49 | ); |
52 | } |
50 | } |
53 | 51 | ||
54 | static void fpu_context_f_restore(fpu_context_t *fctx) |
52 | static void fpu_context_f_restore(fpu_context_t *fctx) |
55 | { |
53 | { |
56 | __asm__ volatile ( |
54 | __asm__ volatile ( |
57 | "frstor %0" |
55 | "frstor %0" |
58 | : "=m"(*fctx) |
56 | : "=m"(*fctx) |
59 | ); |
57 | ); |
60 | } |
58 | } |
61 | 59 | ||
62 | static void fpu_context_fx_save(fpu_context_t *fctx) |
60 | static void fpu_context_fx_save(fpu_context_t *fctx) |
63 | { |
61 | { |
64 | __asm__ volatile ( |
62 | __asm__ volatile ( |
65 | "fxsave %0" |
63 | "fxsave %0" |
66 | : "=m"(*fctx) |
64 | : "=m"(*fctx) |
67 | ); |
65 | ); |
68 | } |
66 | } |
69 | 67 | ||
70 | static void fpu_context_fx_restore(fpu_context_t *fctx) |
68 | static void fpu_context_fx_restore(fpu_context_t *fctx) |
71 | { |
69 | { |
72 | __asm__ volatile ( |
70 | __asm__ volatile ( |
73 | "fxrstor %0" |
71 | "fxrstor %0" |
74 | : "=m"(*fctx) |
72 | : "=m"(*fctx) |
75 | ); |
73 | ); |
76 | } |
74 | } |
77 | 75 | ||
78 | /* |
76 | /* |
79 | Setup using fxsr instruction |
77 | Setup using fxsr instruction |
80 | */ |
78 | */ |
81 | void fpu_fxsr(void) |
79 | void fpu_fxsr(void) |
82 | { |
80 | { |
83 | fpu_save=fpu_context_fx_save; |
81 | fpu_save=fpu_context_fx_save; |
84 | fpu_restore=fpu_context_fx_restore; |
82 | fpu_restore=fpu_context_fx_restore; |
85 | } |
83 | } |
86 | /* |
84 | /* |
87 | Setup using not fxsr instruction |
85 | Setup using not fxsr instruction |
88 | */ |
86 | */ |
89 | void fpu_fsr(void) |
87 | void fpu_fsr(void) |
90 | { |
88 | { |
91 | fpu_save=fpu_context_f_save; |
89 | fpu_save = fpu_context_f_save; |
92 | fpu_restore=fpu_context_f_restore; |
90 | fpu_restore = fpu_context_f_restore; |
93 | } |
91 | } |
94 | 92 | ||
95 | - | ||
96 | - | ||
97 | void fpu_context_save(fpu_context_t *fctx) |
93 | void fpu_context_save(fpu_context_t *fctx) |
98 | { |
94 | { |
99 | fpu_save(fctx); |
95 | fpu_save(fctx); |
100 | } |
96 | } |
101 | 97 | ||
102 | void fpu_context_restore(fpu_context_t *fctx) |
98 | void fpu_context_restore(fpu_context_t *fctx) |
103 | { |
99 | { |
104 | fpu_restore(fctx); |
100 | fpu_restore(fctx); |
105 | } |
101 | } |
106 | 102 | ||
107 | - | ||
108 | - | ||
109 | void fpu_init() |
103 | void fpu_init() |
110 | { |
104 | { |
111 | uint32_t help0=0,help1=0; |
105 | uint32_t help0 = 0, help1 = 0; |
112 | __asm__ volatile ( |
106 | __asm__ volatile ( |
113 | "fninit;\n" |
107 | "fninit;\n" |
114 | "stmxcsr %0\n" |
108 | "stmxcsr %0\n" |
115 | "mov %0,%1;\n" |
109 | "mov %0,%1;\n" |
116 | "or %2,%1;\n" |
110 | "or %2,%1;\n" |
117 | "mov %1,%0;\n" |
111 | "mov %1,%0;\n" |
118 | "ldmxcsr %0;\n" |
112 | "ldmxcsr %0;\n" |
119 | :"+m"(help0),"+r"(help1) |
113 | : "+m" (help0), "+r" (help1) |
120 | :"i"(0x1f80) |
114 | : "i" (0x1f80) |
121 | ); |
115 | ); |
122 | } |
116 | } |
123 | 117 | ||
124 | /** @} |
118 | /** @} |
125 | */ |
119 | */ |
126 | - | ||
127 | 120 |