WebSVN – HelenOS – Diff – /trunk/kernel/arch/ia32/include/smp/apic.h


/*
 * Copyright (C) 2001-2004 Jakub Jermar
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * - Redistributions of source code must retain the above copyright
 *   notice, this list of conditions and the following disclaimer.
 * - Redistributions in binary form must reproduce the above copyright
 *   notice, this list of conditions and the following disclaimer in the
 *   documentation and/or other materials provided with the distribution.
 * - The name of the author may not be used to endorse or promote products
 *   derived from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
 
#ifndef __APIC_H__
#define __APIC_H__
 
#include <arch/types.h>
#include <cpu.h>
 
#define FIXED       (0<<0)
#define LOPRI       (1<<0)
 
#define APIC_ID_COUNT   16
 
/* local APIC macros */
#define IPI_INIT    0
#define IPI_STARTUP 0
 
/** Delivery modes. */
#define DELMOD_FIXED    0x0
#define DELMOD_LOWPRI   0x1
#define DELMOD_SMI  0x2
/* 0x3 reserved */
#define DELMOD_NMI  0x4
#define DELMOD_INIT 0x5
#define DELMOD_STARTUP  0x6
#define DELMOD_EXTINT   0x7
 
/** Destination modes. */
#define DESTMOD_PHYS    0x0
#define DESTMOD_LOGIC   0x1
 
/** Trigger Modes. */
#define TRIGMOD_EDGE    0x0
#define TRIGMOD_LEVEL   0x1
 
/** Levels. */
#define LEVEL_DEASSERT  0x0
#define LEVEL_ASSERT    0x1
 
/** Destination Shorthands. */
#define SHORTHAND_NONE      0x0
#define SHORTHAND_SELF      0x1
#define SHORTHAND_ALL_INCL  0x2
#define SHORTHAND_ALL_EXCL  0x3
 
/** Interrupt Input Pin Polarities. */
#define POLARITY_HIGH   0x0
#define POLARITY_LOW    0x1
 
/** Divide Values. (Bit 2 is always 0) */
#define DIVIDE_2    0x0
#define DIVIDE_4    0x1
#define DIVIDE_8    0x2
#define DIVIDE_16   0x3
#define DIVIDE_32   0x8
#define DIVIDE_64   0x9
#define DIVIDE_128  0xa
#define DIVIDE_1    0xb
 
/** Timer Modes. */
#define TIMER_ONESHOT   0x0
#define TIMER_PERIODIC  0x1
 
/** Delivery status. */
#define DELIVS_IDLE 0x0
#define DELIVS_PENDING  0x1
 
/** Destination masks. */
#define DEST_ALL    0xff
 
/** Dest format models. */
#define MODEL_FLAT  0xf
#define MODEL_CLUSTER   0x0
 
/** Interrupt Command Register. */
#define ICRlo       (0x300/sizeof(__u32))
#define ICRhi       (0x310/sizeof(__u32))
struct icr {
    union {
        __u32 lo;
        struct {
            __u8 vector;            /**< Interrupt Vector. */
            unsigned delmod : 3;        /**< Delivery Mode. */
            unsigned destmod : 1;       /**< Destination Mode. */
            unsigned delivs : 1;        /**< Delivery status (RO). */
            unsigned : 1;           /**< Reserved. */
            unsigned level : 1;     /**< Level. */
            unsigned trigger_mode : 1;  /**< Trigger Mode. */
            unsigned : 2;           /**< Reserved. */
            unsigned shorthand : 2;     /**< Destination Shorthand. */
            unsigned : 12;          /**< Reserved. */
        } __attribute__ ((packed));
    };
    union {
        __u32 hi;
        struct {
            unsigned : 24;          /**< Reserved. */
            __u8 dest;          /**< Destination field. */
        } __attribute__ ((packed));
    };
} __attribute__ ((packed));
typedef struct icr icr_t;
 
/* End Of Interrupt */
#define EOI     (0x0b0/sizeof(__u32))
 
/** Error Status Register. */
#define ESR     (0x280/sizeof(__u32))
union esr {
    __u32 value;
    __u8 err_bitmap;
    struct {
        unsigned send_checksum_error : 1;
        unsigned receive_checksum_error : 1;
        unsigned send_accept_error : 1;
        unsigned receive_accept_error : 1;
        unsigned : 1;
        unsigned send_illegal_vector : 1;
        unsigned received_illegal_vector : 1;
        unsigned illegal_register_address : 1;
        unsigned : 24;
    } __attribute__ ((packed));
};
typedef union esr esr_t;
 
/* Task Priority Register */
#define TPR     (0x080/sizeof(__u32))
union tpr {
    __u32 value;
    struct {
        unsigned pri_sc : 4;        /**< Task Priority Sub-Class. */
        unsigned pri : 4;       /**< Task Priority. */
    } __attribute__ ((packed));
};
typedef union tpr tpr_t;
 
/** Spurious-Interrupt Vector Register. */
#define SVR     (0x0f0/sizeof(__u32))
union svr {
    __u32 value;
    struct {
        __u8 vector;            /**< Spurious Vector. */
        unsigned lapic_enabled : 1; /**< APIC Software Enable/Disable. */
        unsigned focus_checking : 1;    /**< Focus Processor Checking. */
        unsigned : 22;          /**< Reserved. */
    } __attribute__ ((packed));
};
typedef union svr svr_t;
 
/** Time Divide Configuration Register. */
#define TDCR        (0x3e0/sizeof(__u32))
union tdcr {
    __u32 value;
    struct {
        unsigned div_value : 4;     /**< Divide Value, bit 2 is always 0. */
        unsigned : 28;          /**< Reserved. */
    } __attribute__ ((packed));
};
typedef union tdcr tdcr_t;
 
/* Initial Count Register for Timer */
#define ICRT        (0x380/sizeof(__u32))
 
/* Current Count Register for Timer */
#define CCRT        (0x390/sizeof(__u32))
 
/** LVT Timer register. */
#define LVT_Tm      (0x320/sizeof(__u32))
union lvt_tm {
    __u32 value;
    struct {
        __u8 vector;        /**< Local Timer Interrupt vector. */
        unsigned : 4;       /**< Reserved. */
        unsigned delivs : 1;    /**< Delivery status (RO). */
        unsigned : 3;       /**< Reserved. */
        unsigned masked : 1;    /**< Interrupt Mask. */
        unsigned mode : 1;  /**< Timer Mode. */
        unsigned : 14;      /**< Reserved. */
    } __attribute__ ((packed));
};
typedef union lvt_tm lvt_tm_t;
 
/** LVT LINT registers. */
#define LVT_LINT0   (0x350/sizeof(__u32))
#define LVT_LINT1   (0x360/sizeof(__u32))
union lvt_lint {
    __u32 value;
    struct {
        __u8 vector;            /**< LINT Interrupt vector. */
        unsigned delmod : 3;        /**< Delivery Mode. */
        unsigned : 1;           /**< Reserved. */
        unsigned delivs : 1;        /**< Delivery status (RO). */
        unsigned intpol : 1;        /**< Interrupt Input Pin Polarity. */
        unsigned irr : 1;       /**< Remote IRR (RO). */
        unsigned trigger_mode : 1;  /**< Trigger Mode. */
        unsigned masked : 1;        /**< Interrupt Mask. */
        unsigned : 15;          /**< Reserved. */
    } __attribute__ ((packed));
};
typedef union lvt_lint lvt_lint_t;
 
/** LVT Error register. */
#define LVT_Err     (0x370/sizeof(__u32))
union lvt_error {
    __u32 value;
    struct {
        __u8 vector;        /**< Local Timer Interrupt vector. */
        unsigned : 4;       /**< Reserved. */
        unsigned delivs : 1;    /**< Delivery status (RO). */
        unsigned : 3;       /**< Reserved. */
        unsigned masked : 1;    /**< Interrupt Mask. */
        unsigned : 15;      /**< Reserved. */
    } __attribute__ ((packed));
};
typedef union lvt_error lvt_error_t;
 
/** Local APIC ID Register. */
#define L_APIC_ID   (0x020/sizeof(__u32))
union l_apic_id {
    __u32 value;
    struct {
        unsigned : 24;      /**< Reserved. */
        __u8 apic_id;       /**< Local APIC ID. */
    } __attribute__ ((packed));
};
typedef union l_apic_id l_apic_id_t;
 
/* Local APIC Version Register */
#define LAVR        (0x030/sizeof(__u32))
#define LAVR_Mask   0xff
#define is_local_apic(x)    (((x)&LAVR_Mask&0xf0)==0x1)
#define is_82489DX_apic(x)  ((((x)&LAVR_Mask&0xf0)==0x0))
#define is_local_xapic(x)   (((x)&LAVR_Mask)==0x14)
 
/** Logical Destination Register. */
#define  LDR        (0x0d0/sizeof(__u32))
union ldr {
    __u32 value;
    struct {
        unsigned : 24;      /**< Reserver. */
        __u8 id;        /**< Logical APIC ID. */
    } __attribute__ ((packed));
};
typedef union ldr ldr_t;
 
/** Destination Format Register. */
#define DFR     (0x0e0/sizeof(__u32))
union dfr {
    __u32 value;
    struct {
        unsigned : 28;      /**< Reserved, all ones. */
        unsigned model : 4; /**< Model. */
    } __attribute__ ((packed));
};
typedef union dfr dfr_t;
 
/* IO APIC */
#define IOREGSEL    (0x00/sizeof(__u32))
#define IOWIN       (0x10/sizeof(__u32))
 
#define IOAPICID    0x00
#define IOAPICVER   0x01
#define IOAPICARB   0x02
#define IOREDTBL    0x10
 
/** I/O Register Select Register. */
union io_regsel {
    __u32 value;
    struct {
        __u8 reg_addr;      /**< APIC Register Address. */
        unsigned : 24;      /**< Reserved. */
    } __attribute__ ((packed));
};
typedef union io_regsel io_regsel_t;
 
/** I/O Redirection Register. */
struct io_redirection_reg {
    union {
        __u32 lo;
        struct {
            __u8 intvec;            /**< Interrupt Vector. */
            unsigned delmod : 3;        /**< Delivery Mode. */
            unsigned destmod : 1;       /**< Destination mode. */
            unsigned delivs : 1;        /**< Delivery status (RO). */
            unsigned intpol : 1;        /**< Interrupt Input Pin Polarity. */
            unsigned irr : 1;       /**< Remote IRR (RO). */
            unsigned trigger_mode : 1;  /**< Trigger Mode. */
            unsigned masked : 1;        /**< Interrupt Mask. */
            unsigned : 15;          /**< Reserved. */
        } __attribute__ ((packed));
    };
    union {
        __u32 hi;
        struct {
            unsigned : 24;          /**< Reserved. */
            __u8 dest : 8;      /**< Destination Field. */
        } __attribute__ ((packed));
    };
   
} __attribute__ ((packed));
typedef struct io_redirection_reg io_redirection_reg_t;
 
 
/** IO APIC Identification Register. */
union io_apic_id {
    __u32 value;
    struct {
        unsigned : 24;      /**< Reserved. */
        unsigned apic_id : 4;   /**< IO APIC ID. */
        unsigned : 4;       /**< Reserved. */
    } __attribute__ ((packed));
};
typedef union io_apic_id io_apic_id_t;
 
extern volatile __u32 *l_apic;
extern volatile __u32 *io_apic;
 
extern __u32 apic_id_mask;
 
extern void apic_init(void);
 
extern void l_apic_init(void);
extern void l_apic_eoi(void);
extern int l_apic_broadcast_custom_ipi(__u8 vector);
extern int l_apic_send_init_ipi(__u8 apicid);
extern void l_apic_debug(void);
extern __u8 l_apic_id(void);
 
extern __u32 io_apic_read(__u8 address);
extern void io_apic_write(__u8 address , __u32 x);
extern void io_apic_change_ioredtbl(int pin, int dest, __u8 v, int flags);
extern void io_apic_disable_irqs(__u16 irqmask);
extern void io_apic_enable_irqs(__u16 irqmask);
 
#endif
 

Rev 672	Rev 750
1	/*	1	/*
2	* Copyright (C) 2001-2004 Jakub Jermar	2	* Copyright (C) 2001-2004 Jakub Jermar
3	* All rights reserved.	3	* All rights reserved.
4	*	4	*
5	* Redistribution and use in source and binary forms, with or without	5	* Redistribution and use in source and binary forms, with or without
6	* modification, are permitted provided that the following conditions	6	* modification, are permitted provided that the following conditions
7	* are met:	7	* are met:
8	*	8	*
9	* - Redistributions of source code must retain the above copyright	9	* - Redistributions of source code must retain the above copyright
10	* notice, this list of conditions and the following disclaimer.	10	* notice, this list of conditions and the following disclaimer.
11	* - Redistributions in binary form must reproduce the above copyright	11	* - Redistributions in binary form must reproduce the above copyright
12	* notice, this list of conditions and the following disclaimer in the	12	* notice, this list of conditions and the following disclaimer in the
13	* documentation and/or other materials provided with the distribution.	13	* documentation and/or other materials provided with the distribution.
14	* - The name of the author may not be used to endorse or promote products	14	* - The name of the author may not be used to endorse or promote products
15	* derived from this software without specific prior written permission.	15	* derived from this software without specific prior written permission.
16	*	16	*
17	* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR	17	* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18	* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES	18	* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19	* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.	19	* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20	* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,	20	* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21	* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT	21	* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22	* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,	22	* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23	* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY	23	* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24	* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT	24	* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25	* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF	25	* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26	* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.	26	* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27	*/	27	*/
28		28
29	#ifndef __APIC_H__	29	#ifndef __APIC_H__
30	#define __APIC_H__	30	#define __APIC_H__
31		31
32	#include <arch/types.h>	32	#include <arch/types.h>
33	#include <cpu.h>	33	#include <cpu.h>
34		34
35	#define FIXED (0<<0)	35	#define FIXED (0<<0)
36	#define LOPRI (1<<0)	36	#define LOPRI (1<<0)
37		37
38	#define APIC_ID_COUNT 16	38	#define APIC_ID_COUNT 16
39		39
40	/* local APIC macros */	40	/* local APIC macros */
41	#define IPI_INIT 0	41	#define IPI_INIT 0
42	#define IPI_STARTUP 0	42	#define IPI_STARTUP 0
43		43
44	/** Delivery modes. */	44	/** Delivery modes. */
45	#define DELMOD_FIXED 0x0	45	#define DELMOD_FIXED 0x0
46	#define DELMOD_LOWPRI 0x1	46	#define DELMOD_LOWPRI 0x1
47	#define DELMOD_SMI 0x2	47	#define DELMOD_SMI 0x2
48	/* 0x3 reserved */	48	/* 0x3 reserved */
49	#define DELMOD_NMI 0x4	49	#define DELMOD_NMI 0x4
50	#define DELMOD_INIT 0x5	50	#define DELMOD_INIT 0x5
51	#define DELMOD_STARTUP 0x6	51	#define DELMOD_STARTUP 0x6
52	#define DELMOD_EXTINT 0x7	52	#define DELMOD_EXTINT 0x7
53		53
54	/** Destination modes. */	54	/** Destination modes. */
55	#define DESTMOD_PHYS 0x0	55	#define DESTMOD_PHYS 0x0
56	#define DESTMOD_LOGIC 0x1	56	#define DESTMOD_LOGIC 0x1
57		57
58	/** Trigger Modes. */	58	/** Trigger Modes. */
59	#define TRIGMOD_EDGE 0x0	59	#define TRIGMOD_EDGE 0x0
60	#define TRIGMOD_LEVEL 0x1	60	#define TRIGMOD_LEVEL 0x1
61		61
62	/** Levels. */	62	/** Levels. */
63	#define LEVEL_DEASSERT 0x0	63	#define LEVEL_DEASSERT 0x0
64	#define LEVEL_ASSERT 0x1	64	#define LEVEL_ASSERT 0x1
65		65
66	/** Destination Shorthands. */	66	/** Destination Shorthands. */
67	#define SHORTHAND_NONE 0x0	67	#define SHORTHAND_NONE 0x0
68	#define SHORTHAND_SELF 0x1	68	#define SHORTHAND_SELF 0x1
69	#define SHORTHAND_ALL_INCL 0x2	69	#define SHORTHAND_ALL_INCL 0x2
70	#define SHORTHAND_ALL_EXCL 0x3	70	#define SHORTHAND_ALL_EXCL 0x3
71		71
72	/** Interrupt Input Pin Polarities. */	72	/** Interrupt Input Pin Polarities. */
73	#define POLARITY_HIGH 0x0	73	#define POLARITY_HIGH 0x0
74	#define POLARITY_LOW 0x1	74	#define POLARITY_LOW 0x1
75		75
76	/** Divide Values. (Bit 2 is always 0) */	76	/** Divide Values. (Bit 2 is always 0) */
77	#define DIVIDE_2 0x0	77	#define DIVIDE_2 0x0
78	#define DIVIDE_4 0x1	78	#define DIVIDE_4 0x1
79	#define DIVIDE_8 0x2	79	#define DIVIDE_8 0x2
80	#define DIVIDE_16 0x3	80	#define DIVIDE_16 0x3
81	#define DIVIDE_32 0x8	81	#define DIVIDE_32 0x8
82	#define DIVIDE_64 0x9	82	#define DIVIDE_64 0x9
83	#define DIVIDE_128 0xa	83	#define DIVIDE_128 0xa
84	#define DIVIDE_1 0xb	84	#define DIVIDE_1 0xb
85		85
86	/** Timer Modes. */	86	/** Timer Modes. */
87	#define TIMER_ONESHOT 0x0	87	#define TIMER_ONESHOT 0x0
88	#define TIMER_PERIODIC 0x1	88	#define TIMER_PERIODIC 0x1
89		89
90	/** Delivery status. */	90	/** Delivery status. */
91	#define DELIVS_IDLE 0x0	91	#define DELIVS_IDLE 0x0
92	#define DELIVS_PENDING 0x1	92	#define DELIVS_PENDING 0x1
93		93
94	/** Destination masks. */	94	/** Destination masks. */
95	#define DEST_ALL 0xff	95	#define DEST_ALL 0xff
96		96
97	/** Dest format models. */	97	/** Dest format models. */
98	#define MODEL_FLAT 0xf	98	#define MODEL_FLAT 0xf
99	#define MODEL_CLUSTER 0x0	99	#define MODEL_CLUSTER 0x0
100		100
101	/** Interrupt Command Register. */	101	/** Interrupt Command Register. */
102	#define ICRlo (0x300/sizeof(__u32))	102	#define ICRlo (0x300/sizeof(__u32))
103	#define ICRhi (0x310/sizeof(__u32))	103	#define ICRhi (0x310/sizeof(__u32))
104	struct icr {	104	struct icr {
105	union {	105	union {
106	__u32 lo;	106	__u32 lo;
107	struct {	107	struct {
108	__u8 vector; /*< Interrupt Vector. /	108	__u8 vector; /*< Interrupt Vector. /
109	unsigned delmod : 3; /*< Delivery Mode. /	109	unsigned delmod : 3; /*< Delivery Mode. /
110	unsigned destmod : 1; /*< Destination Mode. /	110	unsigned destmod : 1; /*< Destination Mode. /
111	unsigned delivs : 1; /*< Delivery status (RO). /	111	unsigned delivs : 1; /*< Delivery status (RO). /
112	unsigned : 1; /*< Reserved. /	112	unsigned : 1; /*< Reserved. /
113	unsigned level : 1; /*< Level. /	113	unsigned level : 1; /*< Level. /
114	unsigned trigger_mode : 1; /*< Trigger Mode. /	114	unsigned trigger_mode : 1; /*< Trigger Mode. /
115	unsigned : 2; /*< Reserved. /	115	unsigned : 2; /*< Reserved. /
116	unsigned shorthand : 2; /*< Destination Shorthand. /	116	unsigned shorthand : 2; /*< Destination Shorthand. /
117	unsigned : 12; /*< Reserved. /	117	unsigned : 12; /*< Reserved. /
118	} __attribute__ ((packed));	118	} __attribute__ ((packed));
119	};	119	};
120	union {	120	union {
121	__u32 hi;	121	__u32 hi;
122	struct {	122	struct {
123	unsigned : 24; /*< Reserved. /	123	unsigned : 24; /*< Reserved. /
124	__u8 dest; /*< Destination field. /	124	__u8 dest; /*< Destination field. /
125	} __attribute__ ((packed));	125	} __attribute__ ((packed));
126	};	126	};
127	} __attribute__ ((packed));	127	} __attribute__ ((packed));
128	typedef struct icr icr_t;	128	typedef struct icr icr_t;
129		129
130	/* End Of Interrupt */	130	/* End Of Interrupt */
131	#define EOI (0x0b0/sizeof(__u32))	131	#define EOI (0x0b0/sizeof(__u32))
132		132
133	/** Error Status Register. */	133	/** Error Status Register. */
134	#define ESR (0x280/sizeof(__u32))	134	#define ESR (0x280/sizeof(__u32))
135	union esr {	135	union esr {
136	__u32 value;	136	__u32 value;
137	__u8 err_bitmap;	137	__u8 err_bitmap;
138	struct {	138	struct {
139	unsigned send_checksum_error : 1;	139	unsigned send_checksum_error : 1;
140	unsigned receive_checksum_error : 1;	140	unsigned receive_checksum_error : 1;
141	unsigned send_accept_error : 1;	141	unsigned send_accept_error : 1;
142	unsigned receive_accept_error : 1;	142	unsigned receive_accept_error : 1;
143	unsigned : 1;	143	unsigned : 1;
144	unsigned send_illegal_vector : 1;	144	unsigned send_illegal_vector : 1;
145	unsigned received_illegal_vector : 1;	145	unsigned received_illegal_vector : 1;
146	unsigned illegal_register_address : 1;	146	unsigned illegal_register_address : 1;
147	unsigned : 24;	147	unsigned : 24;
148	} __attribute__ ((packed));	148	} __attribute__ ((packed));
149	};	149	};
150	typedef union esr esr_t;	150	typedef union esr esr_t;
151		151
152	/* Task Priority Register */	152	/* Task Priority Register */
153	#define TPR (0x080/sizeof(__u32))	153	#define TPR (0x080/sizeof(__u32))
-		154	union tpr {
-		155	__u32 value;
-		156	struct {
-		157	unsigned pri_sc : 4; /*< Task Priority Sub-Class. /
-		158	unsigned pri : 4; /*< Task Priority. /
154	#define TPRClear 0xffffff00	159	} __attribute__ ((packed));
-		160	};
-		161	typedef union tpr tpr_t;
155		162
156	/** Spurious-Interrupt Vector Register. */	163	/** Spurious-Interrupt Vector Register. */
157	#define SVR (0x0f0/sizeof(__u32))	164	#define SVR (0x0f0/sizeof(__u32))
158	union svr {	165	union svr {
159	__u32 value;	166	__u32 value;
160	struct {	167	struct {
161	__u8 vector; /*< Spurious Vector /	168	__u8 vector; /*< Spurious Vector. /
162	unsigned lapic_enabled : 1; /*< APIC Software Enable/Disable /	169	unsigned lapic_enabled : 1; /*< APIC Software Enable/Disable. /
163	unsigned focus_checking : 1; /*< Focus Processor Checking /	170	unsigned focus_checking : 1; /*< Focus Processor Checking. /
164	unsigned : 22; /*< Reserved. /	171	unsigned : 22; /*< Reserved. /
165	} __attribute__ ((packed));	172	} __attribute__ ((packed));
166	};	173	};
167	typedef union svr svr_t;	174	typedef union svr svr_t;
168		175
169	/** Time Divide Configuration Register. */	176	/** Time Divide Configuration Register. */
170	#define TDCR (0x3e0/sizeof(__u32))	177	#define TDCR (0x3e0/sizeof(__u32))
171	union tdcr {	178	union tdcr {
172	__u32 value;	179	__u32 value;
173	struct {	180	struct {
174	unsigned div_value : 4; /*< Divide Value, bit 2 is always 0. /	181	unsigned div_value : 4; /*< Divide Value, bit 2 is always 0. /
175	unsigned : 28; /*< Reserved. /	182	unsigned : 28; /*< Reserved. /
176	} __attribute__ ((packed));	183	} __attribute__ ((packed));
177	};	184	};
178	typedef union tdcr tdcr_t;	185	typedef union tdcr tdcr_t;
179		186
180	/* Initial Count Register for Timer */	187	/* Initial Count Register for Timer */
181	#define ICRT (0x380/sizeof(__u32))	188	#define ICRT (0x380/sizeof(__u32))
182		189
183	/* Current Count Register for Timer */	190	/* Current Count Register for Timer */
184	#define CCRT (0x390/sizeof(__u32))	191	#define CCRT (0x390/sizeof(__u32))
185		192
186	/** LVT Timer register. */	193	/** LVT Timer register. */
187	#define LVT_Tm (0x320/sizeof(__u32))	194	#define LVT_Tm (0x320/sizeof(__u32))
188	union lvt_tm {	195	union lvt_tm {
189	__u32 value;	196	__u32 value;
190	struct {	197	struct {
191	__u8 vector; /*< Local Timer Interrupt vector. /	198	__u8 vector; /*< Local Timer Interrupt vector. /
192	unsigned : 4; /*< Reserved. /	199	unsigned : 4; /*< Reserved. /
193	unsigned delivs : 1; /*< Delivery status (RO). /	200	unsigned delivs : 1; /*< Delivery status (RO). /
194	unsigned : 3; /*< Reserved. /	201	unsigned : 3; /*< Reserved. /
195	unsigned masked : 1; /*< Interrupt Mask. /	202	unsigned masked : 1; /*< Interrupt Mask. /
196	unsigned mode : 1; /*< Timer Mode. /	203	unsigned mode : 1; /*< Timer Mode. /
197	unsigned : 14; /*< Reserved. /	204	unsigned : 14; /*< Reserved. /
198	} __attribute__ ((packed));	205	} __attribute__ ((packed));
199	};	206	};
200	typedef union lvt_tm lvt_tm_t;	207	typedef union lvt_tm lvt_tm_t;
201		208
202	/** LVT LINT registers. */	209	/** LVT LINT registers. */
203	#define LVT_LINT0 (0x350/sizeof(__u32))	210	#define LVT_LINT0 (0x350/sizeof(__u32))
204	#define LVT_LINT1 (0x360/sizeof(__u32))	211	#define LVT_LINT1 (0x360/sizeof(__u32))
205	union lvt_lint {	212	union lvt_lint {
206	__u32 value;	213	__u32 value;
207	struct {	214	struct {
208	__u8 vector; /*< LINT Interrupt vector. /	215	__u8 vector; /*< LINT Interrupt vector. /
209	unsigned delmod : 3; /*< Delivery Mode. /	216	unsigned delmod : 3; /*< Delivery Mode. /
210	unsigned : 1; /*< Reserved. /	217	unsigned : 1; /*< Reserved. /
211	unsigned delivs : 1; /*< Delivery status (RO). /	218	unsigned delivs : 1; /*< Delivery status (RO). /
212	unsigned intpol : 1; /*< Interrupt Input Pin Polarity. /	219	unsigned intpol : 1; /*< Interrupt Input Pin Polarity. /
213	unsigned irr : 1; /*< Remote IRR (RO). /	220	unsigned irr : 1; /*< Remote IRR (RO). /
214	unsigned trigger_mode : 1; /*< Trigger Mode. /	221	unsigned trigger_mode : 1; /*< Trigger Mode. /
215	unsigned masked : 1; /*< Interrupt Mask. /	222	unsigned masked : 1; /*< Interrupt Mask. /
216	unsigned : 15; /*< Reserved. /	223	unsigned : 15; /*< Reserved. /
217	} __attribute__ ((packed));	224	} __attribute__ ((packed));
218	};	225	};
219	typedef union lvt_lint lvt_lint_t;	226	typedef union lvt_lint lvt_lint_t;
220		227
221	/** LVT Error register. */	228	/** LVT Error register. */
222	#define LVT_Err (0x370/sizeof(__u32))	229	#define LVT_Err (0x370/sizeof(__u32))
223	union lvt_error {	230	union lvt_error {
224	__u32 value;	231	__u32 value;
225	struct {	232	struct {
226	__u8 vector; /*< Local Timer Interrupt vector. /	233	__u8 vector; /*< Local Timer Interrupt vector. /
227	unsigned : 4; /*< Reserved. /	234	unsigned : 4; /*< Reserved. /
228	unsigned delivs : 1; /*< Delivery status (RO). /	235	unsigned delivs : 1; /*< Delivery status (RO). /
229	unsigned : 3; /*< Reserved. /	236	unsigned : 3; /*< Reserved. /
230	unsigned masked : 1; /*< Interrupt Mask. /	237	unsigned masked : 1; /*< Interrupt Mask. /
231	unsigned : 15; /*< Reserved. /	238	unsigned : 15; /*< Reserved. /
232	} __attribute__ ((packed));	239	} __attribute__ ((packed));
233	};	240	};
234	typedef union lvt_error lvt_error_t;	241	typedef union lvt_error lvt_error_t;
235		242
236	/** Local APIC ID Register. */	243	/** Local APIC ID Register. */
237	#define L_APIC_ID (0x020/sizeof(__u32))	244	#define L_APIC_ID (0x020/sizeof(__u32))
238	union l_apic_id {	245	union l_apic_id {
239	__u32 value;	246	__u32 value;
240	struct {	247	struct {
241	unsigned : 24; /*< Reserved. /	248	unsigned : 24; /*< Reserved. /
242	__u8 apic_id; /*< Local APIC ID. /	249	__u8 apic_id; /*< Local APIC ID. /
243	} __attribute__ ((packed));	250	} __attribute__ ((packed));
244	};	251	};
245	typedef union l_apic_id l_apic_id_t;	252	typedef union l_apic_id l_apic_id_t;
246		253
247	/* Local APIC Version Register */	254	/* Local APIC Version Register */
248	#define LAVR (0x030/sizeof(__u32))	255	#define LAVR (0x030/sizeof(__u32))
249	#define LAVR_Mask 0xff	256	#define LAVR_Mask 0xff
250	#define is_local_apic(x) (((x)&LAVR_Mask&0xf0)==0x1)	257	#define is_local_apic(x) (((x)&LAVR_Mask&0xf0)==0x1)
251	#define is_82489DX_apic(x) ((((x)&LAVR_Mask&0xf0)==0x0))	258	#define is_82489DX_apic(x) ((((x)&LAVR_Mask&0xf0)==0x0))
252	#define is_local_xapic(x) (((x)&LAVR_Mask)==0x14)	259	#define is_local_xapic(x) (((x)&LAVR_Mask)==0x14)
253		260
254	/** Logical Destination Register. */	261	/** Logical Destination Register. */
255	#define LDR (0x0d0/sizeof(__u32))	262	#define LDR (0x0d0/sizeof(__u32))
256	union ldr {	263	union ldr {
257	__u32 value;	264	__u32 value;
258	struct {	265	struct {
259	unsigned : 24; /*< Reserver. /	266	unsigned : 24; /*< Reserver. /
260	__u8 id; /*< Logical APIC ID. /	267	__u8 id; /*< Logical APIC ID. /
261	} __attribute__ ((packed));	268	} __attribute__ ((packed));
262	};	269	};
263	typedef union ldr ldr_t;	270	typedef union ldr ldr_t;
264		271
265	/** Destination Format Register. */	272	/** Destination Format Register. */
266	#define DFR (0x0e0/sizeof(__u32))	273	#define DFR (0x0e0/sizeof(__u32))
267	union dfr {	274	union dfr {
268	__u32 value;	275	__u32 value;
269	struct {	276	struct {
270	unsigned : 28; /*< Reserved, all ones. /	277	unsigned : 28; /*< Reserved, all ones. /
271	unsigned model : 4; /*< Model. /	278	unsigned model : 4; /*< Model. /
272	} __attribute__ ((packed));	279	} __attribute__ ((packed));
273	};	280	};
274	typedef union dfr dfr_t;	281	typedef union dfr dfr_t;
275		282
276	/* IO APIC */	283	/* IO APIC */
277	#define IOREGSEL (0x00/sizeof(__u32))	284	#define IOREGSEL (0x00/sizeof(__u32))
278	#define IOWIN (0x10/sizeof(__u32))	285	#define IOWIN (0x10/sizeof(__u32))
279		286
280	#define IOAPICID 0x00	287	#define IOAPICID 0x00
281	#define IOAPICVER 0x01	288	#define IOAPICVER 0x01
282	#define IOAPICARB 0x02	289	#define IOAPICARB 0x02
283	#define IOREDTBL 0x10	290	#define IOREDTBL 0x10
284		291
285	/** I/O Register Select Register. */	292	/** I/O Register Select Register. */
286	union io_regsel {	293	union io_regsel {
287	__u32 value;	294	__u32 value;
288	struct {	295	struct {
289	__u8 reg_addr; /*< APIC Register Address. /	296	__u8 reg_addr; /*< APIC Register Address. /
290	unsigned : 24; /*< Reserved. /	297	unsigned : 24; /*< Reserved. /
291	} __attribute__ ((packed));	298	} __attribute__ ((packed));
292	};	299	};
293	typedef union io_regsel io_regsel_t;	300	typedef union io_regsel io_regsel_t;
294		301
295	/** I/O Redirection Register. */	302	/** I/O Redirection Register. */
296	struct io_redirection_reg {	303	struct io_redirection_reg {
297	union {	304	union {
298	__u32 lo;	305	__u32 lo;
299	struct {	306	struct {
300	__u8 intvec; /*< Interrupt Vector. /	307	__u8 intvec; /*< Interrupt Vector. /
301	unsigned delmod : 3; /*< Delivery Mode. /	308	unsigned delmod : 3; /*< Delivery Mode. /
302	unsigned destmod : 1; /*< Destination mode. /	309	unsigned destmod : 1; /*< Destination mode. /
303	unsigned delivs : 1; /*< Delivery status (RO). /	310	unsigned delivs : 1; /*< Delivery status (RO). /
304	unsigned intpol : 1; /*< Interrupt Input Pin Polarity. /	311	unsigned intpol : 1; /*< Interrupt Input Pin Polarity. /
305	unsigned irr : 1; /*< Remote IRR (RO). /	312	unsigned irr : 1; /*< Remote IRR (RO). /
306	unsigned trigger_mode : 1; /*< Trigger Mode. /	313	unsigned trigger_mode : 1; /*< Trigger Mode. /
307	unsigned masked : 1; /*< Interrupt Mask. /	314	unsigned masked : 1; /*< Interrupt Mask. /
308	unsigned : 15; /*< Reserved. /	315	unsigned : 15; /*< Reserved. /
309	} __attribute__ ((packed));	316	} __attribute__ ((packed));
310	};	317	};
311	union {	318	union {
312	__u32 hi;	319	__u32 hi;
313	struct {	320	struct {
314	unsigned : 24; /*< Reserved. /	321	unsigned : 24; /*< Reserved. /
315	__u8 dest : 8; /*< Destination Field. /	322	__u8 dest : 8; /*< Destination Field. /
316	} __attribute__ ((packed));	323	} __attribute__ ((packed));
317	};	324	};
318		325
319	} __attribute__ ((packed));	326	} __attribute__ ((packed));
320	typedef struct io_redirection_reg io_redirection_reg_t;	327	typedef struct io_redirection_reg io_redirection_reg_t;
321		328
322		329
323	/** IO APIC Identification Register. */	330	/** IO APIC Identification Register. */
324	union io_apic_id {	331	union io_apic_id {
325	__u32 value;	332	__u32 value;
326	struct {	333	struct {
327	unsigned : 24; /*< Reserved. /	334	unsigned : 24; /*< Reserved. /
328	unsigned apic_id : 4; /*< IO APIC ID. /	335	unsigned apic_id : 4; /*< IO APIC ID. /
329	unsigned : 4; /*< Reserved. /	336	unsigned : 4; /*< Reserved. /
330	} __attribute__ ((packed));	337	} __attribute__ ((packed));
331	};	338	};
332	typedef union io_apic_id io_apic_id_t;	339	typedef union io_apic_id io_apic_id_t;
333		340
334	extern volatile __u32 *l_apic;	341	extern volatile __u32 *l_apic;
335	extern volatile __u32 *io_apic;	342	extern volatile __u32 *io_apic;
336		343
337	extern __u32 apic_id_mask;	344	extern __u32 apic_id_mask;
338		345
339	extern void apic_init(void);	346	extern void apic_init(void);
340		347
341	extern void l_apic_init(void);	348	extern void l_apic_init(void);
342	extern void l_apic_eoi(void);	349	extern void l_apic_eoi(void);
343	extern int l_apic_broadcast_custom_ipi(__u8 vector);	350	extern int l_apic_broadcast_custom_ipi(__u8 vector);
344	extern int l_apic_send_init_ipi(__u8 apicid);	351	extern int l_apic_send_init_ipi(__u8 apicid);
345	extern void l_apic_debug(void);	352	extern void l_apic_debug(void);
346	extern __u8 l_apic_id(void);	353	extern __u8 l_apic_id(void);
347		354
348	extern __u32 io_apic_read(__u8 address);	355	extern __u32 io_apic_read(__u8 address);
349	extern void io_apic_write(__u8 address , __u32 x);	356	extern void io_apic_write(__u8 address , __u32 x);
350	extern void io_apic_change_ioredtbl(int pin, int dest, __u8 v, int flags);	357	extern void io_apic_change_ioredtbl(int pin, int dest, __u8 v, int flags);
351	extern void io_apic_disable_irqs(__u16 irqmask);	358	extern void io_apic_disable_irqs(__u16 irqmask);
352	extern void io_apic_enable_irqs(__u16 irqmask);	359	extern void io_apic_enable_irqs(__u16 irqmask);
353		360
354	#endif	361	#endif
355		362

Subversion Repositories HelenOS

(root)/trunk/kernel/arch/ia32/include/smp/apic.h @ 2071 – Rev 672 → 750