Rev 2082 | Rev 3381 | Go to most recent revision | Only display areas with differences | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 2082 | Rev 2089 | ||
---|---|---|---|
1 | /* |
1 | /* |
2 | * Copyright (c) 2001-2004 Jakub Jermar |
2 | * Copyright (c) 2001-2004 Jakub Jermar |
3 | * All rights reserved. |
3 | * All rights reserved. |
4 | * |
4 | * |
5 | * Redistribution and use in source and binary forms, with or without |
5 | * Redistribution and use in source and binary forms, with or without |
6 | * modification, are permitted provided that the following conditions |
6 | * modification, are permitted provided that the following conditions |
7 | * are met: |
7 | * are met: |
8 | * |
8 | * |
9 | * - Redistributions of source code must retain the above copyright |
9 | * - Redistributions of source code must retain the above copyright |
10 | * notice, this list of conditions and the following disclaimer. |
10 | * notice, this list of conditions and the following disclaimer. |
11 | * - Redistributions in binary form must reproduce the above copyright |
11 | * - Redistributions in binary form must reproduce the above copyright |
12 | * notice, this list of conditions and the following disclaimer in the |
12 | * notice, this list of conditions and the following disclaimer in the |
13 | * documentation and/or other materials provided with the distribution. |
13 | * documentation and/or other materials provided with the distribution. |
14 | * - The name of the author may not be used to endorse or promote products |
14 | * - The name of the author may not be used to endorse or promote products |
15 | * derived from this software without specific prior written permission. |
15 | * derived from this software without specific prior written permission. |
16 | * |
16 | * |
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
27 | */ |
27 | */ |
28 | 28 | ||
29 | /** @addtogroup ia32 |
29 | /** @addtogroup ia32 |
30 | * @{ |
30 | * @{ |
31 | */ |
31 | */ |
32 | /** @file |
32 | /** @file |
33 | */ |
33 | */ |
34 | 34 | ||
35 | #ifndef KERN_ia32_ATOMIC_H_ |
35 | #ifndef KERN_ia32_ATOMIC_H_ |
36 | #define KERN_ia32_ATOMIC_H_ |
36 | #define KERN_ia32_ATOMIC_H_ |
37 | 37 | ||
38 | #include <arch/types.h> |
38 | #include <arch/types.h> |
39 | #include <arch/barrier.h> |
39 | #include <arch/barrier.h> |
40 | #include <preemption.h> |
40 | #include <preemption.h> |
41 | #include <typedefs.h> |
- | |
42 | 41 | ||
43 | static inline void atomic_inc(atomic_t *val) { |
42 | static inline void atomic_inc(atomic_t *val) { |
44 | #ifdef CONFIG_SMP |
43 | #ifdef CONFIG_SMP |
45 | asm volatile ("lock incl %0\n" : "=m" (val->count)); |
44 | asm volatile ("lock incl %0\n" : "=m" (val->count)); |
46 | #else |
45 | #else |
47 | asm volatile ("incl %0\n" : "=m" (val->count)); |
46 | asm volatile ("incl %0\n" : "=m" (val->count)); |
48 | #endif /* CONFIG_SMP */ |
47 | #endif /* CONFIG_SMP */ |
49 | } |
48 | } |
50 | 49 | ||
51 | static inline void atomic_dec(atomic_t *val) { |
50 | static inline void atomic_dec(atomic_t *val) { |
52 | #ifdef CONFIG_SMP |
51 | #ifdef CONFIG_SMP |
53 | asm volatile ("lock decl %0\n" : "=m" (val->count)); |
52 | asm volatile ("lock decl %0\n" : "=m" (val->count)); |
54 | #else |
53 | #else |
55 | asm volatile ("decl %0\n" : "=m" (val->count)); |
54 | asm volatile ("decl %0\n" : "=m" (val->count)); |
56 | #endif /* CONFIG_SMP */ |
55 | #endif /* CONFIG_SMP */ |
57 | } |
56 | } |
58 | 57 | ||
59 | static inline long atomic_postinc(atomic_t *val) |
58 | static inline long atomic_postinc(atomic_t *val) |
60 | { |
59 | { |
61 | long r = 1; |
60 | long r = 1; |
62 | 61 | ||
63 | asm volatile ( |
62 | asm volatile ( |
64 | "lock xaddl %1, %0\n" |
63 | "lock xaddl %1, %0\n" |
65 | : "=m" (val->count), "+r" (r) |
64 | : "=m" (val->count), "+r" (r) |
66 | ); |
65 | ); |
67 | 66 | ||
68 | return r; |
67 | return r; |
69 | } |
68 | } |
70 | 69 | ||
71 | static inline long atomic_postdec(atomic_t *val) |
70 | static inline long atomic_postdec(atomic_t *val) |
72 | { |
71 | { |
73 | long r = -1; |
72 | long r = -1; |
74 | 73 | ||
75 | asm volatile ( |
74 | asm volatile ( |
76 | "lock xaddl %1, %0\n" |
75 | "lock xaddl %1, %0\n" |
77 | : "=m" (val->count), "+r"(r) |
76 | : "=m" (val->count), "+r"(r) |
78 | ); |
77 | ); |
79 | 78 | ||
80 | return r; |
79 | return r; |
81 | } |
80 | } |
82 | 81 | ||
83 | #define atomic_preinc(val) (atomic_postinc(val)+1) |
82 | #define atomic_preinc(val) (atomic_postinc(val)+1) |
84 | #define atomic_predec(val) (atomic_postdec(val)-1) |
83 | #define atomic_predec(val) (atomic_postdec(val)-1) |
85 | 84 | ||
86 | static inline uint32_t test_and_set(atomic_t *val) { |
85 | static inline uint32_t test_and_set(atomic_t *val) { |
87 | uint32_t v; |
86 | uint32_t v; |
88 | 87 | ||
89 | asm volatile ( |
88 | asm volatile ( |
90 | "movl $1, %0\n" |
89 | "movl $1, %0\n" |
91 | "xchgl %0, %1\n" |
90 | "xchgl %0, %1\n" |
92 | : "=r" (v),"=m" (val->count) |
91 | : "=r" (v),"=m" (val->count) |
93 | ); |
92 | ); |
94 | 93 | ||
95 | return v; |
94 | return v; |
96 | } |
95 | } |
97 | 96 | ||
98 | /** ia32 specific fast spinlock */ |
97 | /** ia32 specific fast spinlock */ |
99 | static inline void atomic_lock_arch(atomic_t *val) |
98 | static inline void atomic_lock_arch(atomic_t *val) |
100 | { |
99 | { |
101 | uint32_t tmp; |
100 | uint32_t tmp; |
102 | 101 | ||
103 | preemption_disable(); |
102 | preemption_disable(); |
104 | asm volatile ( |
103 | asm volatile ( |
105 | "0:;" |
104 | "0:;" |
106 | #ifdef CONFIG_HT |
105 | #ifdef CONFIG_HT |
107 | "pause;" /* Pentium 4's HT love this instruction */ |
106 | "pause;" /* Pentium 4's HT love this instruction */ |
108 | #endif |
107 | #endif |
109 | "mov %0, %1;" |
108 | "mov %0, %1;" |
110 | "testl %1, %1;" |
109 | "testl %1, %1;" |
111 | "jnz 0b;" /* Lightweight looping on locked spinlock */ |
110 | "jnz 0b;" /* Lightweight looping on locked spinlock */ |
112 | 111 | ||
113 | "incl %1;" /* now use the atomic operation */ |
112 | "incl %1;" /* now use the atomic operation */ |
114 | "xchgl %0, %1;" |
113 | "xchgl %0, %1;" |
115 | "testl %1, %1;" |
114 | "testl %1, %1;" |
116 | "jnz 0b;" |
115 | "jnz 0b;" |
117 | : "=m"(val->count),"=r"(tmp) |
116 | : "=m"(val->count),"=r"(tmp) |
118 | ); |
117 | ); |
119 | /* |
118 | /* |
120 | * Prevent critical section code from bleeding out this way up. |
119 | * Prevent critical section code from bleeding out this way up. |
121 | */ |
120 | */ |
122 | CS_ENTER_BARRIER(); |
121 | CS_ENTER_BARRIER(); |
123 | } |
122 | } |
124 | 123 | ||
125 | #endif |
124 | #endif |
126 | 125 | ||
127 | /** @} |
126 | /** @} |
128 | */ |
127 | */ |
129 | 128 |