Rev 4669 | Go to most recent revision | Only display areas with differences | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 4669 | Rev 4675 | ||
---|---|---|---|
1 | /* |
1 | /* |
2 | * Copyright (c) 2007 Petr Stepan |
2 | * Copyright (c) 2007 Petr Stepan |
3 | * All rights reserved. |
3 | * All rights reserved. |
4 | * |
4 | * |
5 | * Redistribution and use in source and binary forms, with or without |
5 | * Redistribution and use in source and binary forms, with or without |
6 | * modification, are permitted provided that the following conditions |
6 | * modification, are permitted provided that the following conditions |
7 | * are met: |
7 | * are met: |
8 | * |
8 | * |
9 | * - Redistributions of source code must retain the above copyright |
9 | * - Redistributions of source code must retain the above copyright |
10 | * notice, this list of conditions and the following disclaimer. |
10 | * notice, this list of conditions and the following disclaimer. |
11 | * - Redistributions in binary form must reproduce the above copyright |
11 | * - Redistributions in binary form must reproduce the above copyright |
12 | * notice, this list of conditions and the following disclaimer in the |
12 | * notice, this list of conditions and the following disclaimer in the |
13 | * documentation and/or other materials provided with the distribution. |
13 | * documentation and/or other materials provided with the distribution. |
14 | * - The name of the author may not be used to endorse or promote products |
14 | * - The name of the author may not be used to endorse or promote products |
15 | * derived from this software without specific prior written permission. |
15 | * derived from this software without specific prior written permission. |
16 | * |
16 | * |
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
27 | */ |
27 | */ |
28 | 28 | ||
29 | /** @addtogroup arm32 |
29 | /** @addtogroup arm32 |
30 | * @{ |
30 | * @{ |
31 | */ |
31 | */ |
32 | /** @file |
32 | /** @file |
33 | * @brief Interrupts controlling routines. |
33 | * @brief Interrupts controlling routines. |
34 | */ |
34 | */ |
35 | 35 | ||
36 | #include <arch/asm.h> |
36 | #include <arch/asm.h> |
37 | #include <arch/regutils.h> |
37 | #include <arch/regutils.h> |
38 | #include <arch/machine.h> |
- | |
39 | #include <ddi/irq.h> |
38 | #include <ddi/irq.h> |
40 | #include <ddi/device.h> |
39 | #include <ddi/device.h> |
41 | #include <interrupt.h> |
40 | #include <interrupt.h> |
42 | 41 | ||
- | 42 | #ifdef MACHINE_testarm |
|
- | 43 | #include <arch/mach/testarm/testarm.h> |
|
- | 44 | #endif |
|
- | 45 | ||
- | 46 | #ifdef MACHINE_integratorcp |
|
- | 47 | #include <arch/mach/integratorcp/integratorcp.h> |
|
- | 48 | #endif |
|
- | 49 | ||
43 | /** Initial size of a table holding interrupt handlers. */ |
50 | /** Initial size of a table holding interrupt handlers. */ |
44 | #define IRQ_COUNT 8 |
51 | #define IRQ_COUNT 8 |
45 | 52 | ||
46 | /** Disable interrupts. |
53 | /** Disable interrupts. |
47 | * |
54 | * |
48 | * @return Old interrupt priority level. |
55 | * @return Old interrupt priority level. |
49 | */ |
56 | */ |
50 | ipl_t interrupts_disable(void) |
57 | ipl_t interrupts_disable(void) |
51 | { |
58 | { |
52 | ipl_t ipl = current_status_reg_read(); |
59 | ipl_t ipl = current_status_reg_read(); |
53 | 60 | ||
54 | current_status_reg_control_write(STATUS_REG_IRQ_DISABLED_BIT | ipl); |
61 | current_status_reg_control_write(STATUS_REG_IRQ_DISABLED_BIT | ipl); |
55 | 62 | ||
56 | return ipl; |
63 | return ipl; |
57 | } |
64 | } |
58 | 65 | ||
59 | /** Enable interrupts. |
66 | /** Enable interrupts. |
60 | * |
67 | * |
61 | * @return Old interrupt priority level. |
68 | * @return Old interrupt priority level. |
62 | */ |
69 | */ |
63 | ipl_t interrupts_enable(void) |
70 | ipl_t interrupts_enable(void) |
64 | { |
71 | { |
65 | ipl_t ipl = current_status_reg_read(); |
72 | ipl_t ipl = current_status_reg_read(); |
66 | 73 | ||
67 | current_status_reg_control_write(ipl & ~STATUS_REG_IRQ_DISABLED_BIT); |
74 | current_status_reg_control_write(ipl & ~STATUS_REG_IRQ_DISABLED_BIT); |
68 | 75 | ||
69 | return ipl; |
76 | return ipl; |
70 | } |
77 | } |
71 | 78 | ||
72 | /** Restore interrupt priority level. |
79 | /** Restore interrupt priority level. |
73 | * |
80 | * |
74 | * @param ipl Saved interrupt priority level. |
81 | * @param ipl Saved interrupt priority level. |
75 | */ |
82 | */ |
76 | void interrupts_restore(ipl_t ipl) |
83 | void interrupts_restore(ipl_t ipl) |
77 | { |
84 | { |
78 | current_status_reg_control_write( |
85 | current_status_reg_control_write( |
79 | (current_status_reg_read() & ~STATUS_REG_IRQ_DISABLED_BIT) | |
86 | (current_status_reg_read() & ~STATUS_REG_IRQ_DISABLED_BIT) | |
80 | (ipl & STATUS_REG_IRQ_DISABLED_BIT)); |
87 | (ipl & STATUS_REG_IRQ_DISABLED_BIT)); |
81 | } |
88 | } |
82 | 89 | ||
83 | /** Read interrupt priority level. |
90 | /** Read interrupt priority level. |
84 | * |
91 | * |
85 | * @return Current interrupt priority level. |
92 | * @return Current interrupt priority level. |
86 | */ |
93 | */ |
87 | ipl_t interrupts_read(void) |
94 | ipl_t interrupts_read(void) |
88 | { |
95 | { |
89 | return current_status_reg_read(); |
96 | return current_status_reg_read(); |
90 | } |
97 | } |
91 | 98 | ||
92 | /** Initialize basic tables for exception dispatching |
99 | /** Initialize basic tables for exception dispatching |
93 | * and starts the timer. |
100 | * and starts the timer. |
94 | */ |
101 | */ |
95 | void interrupt_init(void) |
102 | void interrupt_init(void) |
96 | { |
103 | { |
97 | irq_init(IRQ_COUNT, IRQ_COUNT); |
104 | irq_init(IRQ_COUNT, IRQ_COUNT); |
98 | machine_timer_irq_start(); |
105 | machine_timer_irq_start(); |
99 | - | ||
100 | } |
106 | } |
101 | 107 | ||
102 | /** @} |
108 | /** @} |
103 | */ |
109 | */ |
104 | 110 |