Rev 2462 | Rev 3788 | Go to most recent revision | Only display areas with differences | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 2462 | Rev 2604 | ||
---|---|---|---|
1 | /* |
1 | /* |
2 | * Copyright (c) 2001-2004 Jakub Jermar |
2 | * Copyright (c) 2001-2004 Jakub Jermar |
3 | * All rights reserved. |
3 | * All rights reserved. |
4 | * |
4 | * |
5 | * Redistribution and use in source and binary forms, with or without |
5 | * Redistribution and use in source and binary forms, with or without |
6 | * modification, are permitted provided that the following conditions |
6 | * modification, are permitted provided that the following conditions |
7 | * are met: |
7 | * are met: |
8 | * |
8 | * |
9 | * - Redistributions of source code must retain the above copyright |
9 | * - Redistributions of source code must retain the above copyright |
10 | * notice, this list of conditions and the following disclaimer. |
10 | * notice, this list of conditions and the following disclaimer. |
11 | * - Redistributions in binary form must reproduce the above copyright |
11 | * - Redistributions in binary form must reproduce the above copyright |
12 | * notice, this list of conditions and the following disclaimer in the |
12 | * notice, this list of conditions and the following disclaimer in the |
13 | * documentation and/or other materials provided with the distribution. |
13 | * documentation and/or other materials provided with the distribution. |
14 | * - The name of the author may not be used to endorse or promote products |
14 | * - The name of the author may not be used to endorse or promote products |
15 | * derived from this software without specific prior written permission. |
15 | * derived from this software without specific prior written permission. |
16 | * |
16 | * |
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
27 | */ |
27 | */ |
28 | 28 | ||
29 | /** @addtogroup amd64interrupt |
29 | /** @addtogroup amd64interrupt |
30 | * @{ |
30 | * @{ |
31 | */ |
31 | */ |
32 | /** @file |
32 | /** @file |
33 | */ |
33 | */ |
34 | 34 | ||
35 | #include <arch/interrupt.h> |
35 | #include <arch/interrupt.h> |
36 | #include <print.h> |
36 | #include <print.h> |
37 | #include <debug.h> |
37 | #include <debug.h> |
38 | #include <panic.h> |
38 | #include <panic.h> |
39 | #include <arch/drivers/i8259.h> |
39 | #include <arch/drivers/i8259.h> |
40 | #include <func.h> |
40 | #include <func.h> |
41 | #include <cpu.h> |
41 | #include <cpu.h> |
42 | #include <arch/asm.h> |
42 | #include <arch/asm.h> |
43 | #include <mm/tlb.h> |
43 | #include <mm/tlb.h> |
44 | #include <mm/as.h> |
44 | #include <mm/as.h> |
45 | #include <arch.h> |
45 | #include <arch.h> |
46 | #include <symtab.h> |
46 | #include <symtab.h> |
47 | #include <arch/asm.h> |
47 | #include <arch/asm.h> |
48 | #include <proc/scheduler.h> |
48 | #include <proc/scheduler.h> |
49 | #include <proc/thread.h> |
49 | #include <proc/thread.h> |
50 | #include <proc/task.h> |
50 | #include <proc/task.h> |
51 | #include <synch/spinlock.h> |
51 | #include <synch/spinlock.h> |
52 | #include <arch/ddi/ddi.h> |
52 | #include <arch/ddi/ddi.h> |
53 | #include <interrupt.h> |
53 | #include <interrupt.h> |
54 | #include <ddi/irq.h> |
54 | #include <ddi/irq.h> |
55 | 55 | ||
56 | /* |
56 | /* |
57 | * Interrupt and exception dispatching. |
57 | * Interrupt and exception dispatching. |
58 | */ |
58 | */ |
59 | 59 | ||
60 | void (* disable_irqs_function)(uint16_t irqmask) = NULL; |
60 | void (* disable_irqs_function)(uint16_t irqmask) = NULL; |
61 | void (* enable_irqs_function)(uint16_t irqmask) = NULL; |
61 | void (* enable_irqs_function)(uint16_t irqmask) = NULL; |
62 | void (* eoi_function)(void) = NULL; |
62 | void (* eoi_function)(void) = NULL; |
63 | 63 | ||
64 | void decode_istate(int n, istate_t *istate) |
64 | void decode_istate(int n, istate_t *istate) |
65 | { |
65 | { |
66 | char *symbol; |
66 | char *symbol; |
67 | /* uint64_t *x = &istate->stack[0]; */ |
67 | /* uint64_t *x = &istate->stack[0]; */ |
68 | 68 | ||
69 | if (!(symbol=get_symtab_entry(istate->rip))) |
69 | if (!(symbol = get_symtab_entry(istate->rip))) |
70 | symbol = ""; |
70 | symbol = ""; |
71 | 71 | ||
72 | printf("-----EXCEPTION(%d) OCCURED----- ( %s )\n",n, __func__); |
72 | printf("-----EXCEPTION(%d) OCCURED----- ( %s )\n", n, __func__); |
73 | printf("%%rip: %#llx (%s)\n",istate->rip, symbol); |
73 | printf("%%rip: %#llx (%s)\n", istate->rip, symbol); |
74 | printf("ERROR_WORD=%#llx\n", istate->error_word); |
74 | printf("ERROR_WORD=%#llx\n", istate->error_word); |
75 | printf("%%rcs=%#llx, flags=%#llx, %%cr0=%#llx\n", istate->cs, istate->rflags, read_cr0()); |
75 | printf("%%cs=%#llx, rflags=%#llx, %%cr0=%#llx\n", istate->cs, |
- | 76 | istate->rflags, read_cr0()); |
|
76 | printf("%%rax=%#llx, %%rcx=%#llx, %%rdx=%#llx\n", istate->rax, istate->rcx, istate->rdx); |
77 | printf("%%rax=%#llx, %%rcx=%#llx, %%rdx=%#llx\n", istate->rax, |
- | 78 | istate->rcx, istate->rdx); |
|
77 | printf("%%rsi=%#llx, %%rdi=%#llx, %%r8 =%#llx\n", istate->rsi, istate->rdi, istate->r8); |
79 | printf("%%rsi=%#llx, %%rdi=%#llx, %%r8=%#llx\n", istate->rsi, |
- | 80 | istate->rdi, istate->r8); |
|
78 | printf("%%r9 =%#llx, %%r10 =%#llx, %%r11=%#llx\n", istate->r9, istate->r10, istate->r11); |
81 | printf("%%r9=%#llx, %%r10=%#llx, %%r11=%#llx\n", istate->r9, |
- | 82 | istate->r10, istate->r11); |
|
79 | #ifdef CONFIG_DEBUG_ALLREGS |
83 | #ifdef CONFIG_DEBUG_ALLREGS |
80 | printf("%%r12=%#llx, %%r13=%#llx, %%r14=%#llx\n", istate->r12, istate->r13, istate->r14); |
84 | printf("%%r12=%#llx, %%r13=%#llx, %%r14=%#llx\n", istate->r12, |
- | 85 | istate->r13, istate->r14); |
|
81 | printf("%%r15=%#llx, %%rbx=%#llx, %%rbp=%#llx\n", istate->r15, istate->rbx, &istate->rbp); |
86 | printf("%%r15=%#llx, %%rbx=%#llx, %%rbp=%#llx\n", istate->r15, |
- | 87 | istate->rbx, &istate->rbp); |
|
82 | #endif |
88 | #endif |
83 | printf("%%rsp=%#llx\n", &istate->stack[0]); |
89 | printf("%%rsp=%#llx\n", &istate->stack[0]); |
84 | } |
90 | } |
85 | 91 | ||
86 | static void trap_virtual_eoi(void) |
92 | static void trap_virtual_eoi(void) |
87 | { |
93 | { |
88 | if (eoi_function) |
94 | if (eoi_function) |
89 | eoi_function(); |
95 | eoi_function(); |
90 | else |
96 | else |
91 | panic("no eoi_function\n"); |
97 | panic("no eoi_function\n"); |
92 | 98 | ||
93 | } |
99 | } |
94 | 100 | ||
95 | static void null_interrupt(int n, istate_t *istate) |
101 | static void null_interrupt(int n, istate_t *istate) |
96 | { |
102 | { |
97 | fault_if_from_uspace(istate, "unserviced interrupt: %d", n); |
103 | fault_if_from_uspace(istate, "unserviced interrupt: %d", n); |
98 | decode_istate(n, istate); |
104 | decode_istate(n, istate); |
99 | panic("unserviced interrupt\n"); |
105 | panic("unserviced interrupt\n"); |
100 | } |
106 | } |
101 | 107 | ||
102 | /** General Protection Fault. */ |
108 | /** General Protection Fault. */ |
103 | static void gp_fault(int n, istate_t *istate) |
109 | static void gp_fault(int n, istate_t *istate) |
104 | { |
110 | { |
105 | if (TASK) { |
111 | if (TASK) { |
106 | count_t ver; |
112 | count_t ver; |
107 | 113 | ||
108 | spinlock_lock(&TASK->lock); |
114 | spinlock_lock(&TASK->lock); |
109 | ver = TASK->arch.iomapver; |
115 | ver = TASK->arch.iomapver; |
110 | spinlock_unlock(&TASK->lock); |
116 | spinlock_unlock(&TASK->lock); |
111 | 117 | ||
112 | if (CPU->arch.iomapver_copy != ver) { |
118 | if (CPU->arch.iomapver_copy != ver) { |
113 | /* |
119 | /* |
114 | * This fault can be caused by an early access |
120 | * This fault can be caused by an early access |
115 | * to I/O port because of an out-dated |
121 | * to I/O port because of an out-dated |
116 | * I/O Permission bitmap installed on CPU. |
122 | * I/O Permission bitmap installed on CPU. |
117 | * Install the fresh copy and restart |
123 | * Install the fresh copy and restart |
118 | * the instruction. |
124 | * the instruction. |
119 | */ |
125 | */ |
120 | io_perm_bitmap_install(); |
126 | io_perm_bitmap_install(); |
121 | return; |
127 | return; |
122 | } |
128 | } |
123 | fault_if_from_uspace(istate, "general protection fault"); |
129 | fault_if_from_uspace(istate, "general protection fault"); |
124 | } |
130 | } |
125 | 131 | ||
126 | decode_istate(n, istate); |
132 | decode_istate(n, istate); |
127 | panic("general protection fault\n"); |
133 | panic("general protection fault\n"); |
128 | } |
134 | } |
129 | 135 | ||
130 | static void ss_fault(int n, istate_t *istate) |
136 | static void ss_fault(int n, istate_t *istate) |
131 | { |
137 | { |
132 | fault_if_from_uspace(istate, "stack fault"); |
138 | fault_if_from_uspace(istate, "stack fault"); |
133 | decode_istate(n, istate); |
139 | decode_istate(n, istate); |
134 | panic("stack fault\n"); |
140 | panic("stack fault\n"); |
135 | } |
141 | } |
136 | 142 | ||
137 | static void nm_fault(int n, istate_t *istate) |
143 | static void nm_fault(int n, istate_t *istate) |
138 | { |
144 | { |
139 | #ifdef CONFIG_FPU_LAZY |
145 | #ifdef CONFIG_FPU_LAZY |
140 | scheduler_fpu_lazy_request(); |
146 | scheduler_fpu_lazy_request(); |
141 | #else |
147 | #else |
142 | fault_if_from_uspace(istate, "fpu fault"); |
148 | fault_if_from_uspace(istate, "fpu fault"); |
143 | panic("fpu fault"); |
149 | panic("fpu fault"); |
144 | #endif |
150 | #endif |
145 | } |
151 | } |
146 | 152 | ||
147 | static void tlb_shootdown_ipi(int n, istate_t *istate) |
153 | static void tlb_shootdown_ipi(int n, istate_t *istate) |
148 | { |
154 | { |
149 | trap_virtual_eoi(); |
155 | trap_virtual_eoi(); |
150 | tlb_shootdown_ipi_recv(); |
156 | tlb_shootdown_ipi_recv(); |
151 | } |
157 | } |
152 | 158 | ||
153 | /** Handler of IRQ exceptions */ |
159 | /** Handler of IRQ exceptions */ |
154 | static void irq_interrupt(int n, istate_t *istate) |
160 | static void irq_interrupt(int n, istate_t *istate) |
155 | { |
161 | { |
156 | ASSERT(n >= IVT_IRQBASE); |
162 | ASSERT(n >= IVT_IRQBASE); |
157 | 163 | ||
158 | int inum = n - IVT_IRQBASE; |
164 | int inum = n - IVT_IRQBASE; |
159 | bool ack = false; |
165 | bool ack = false; |
160 | ASSERT(inum < IRQ_COUNT); |
166 | ASSERT(inum < IRQ_COUNT); |
161 | ASSERT((inum != IRQ_PIC_SPUR) && (inum != IRQ_PIC1)); |
167 | ASSERT((inum != IRQ_PIC_SPUR) && (inum != IRQ_PIC1)); |
162 | 168 | ||
163 | irq_t *irq = irq_dispatch_and_lock(inum); |
169 | irq_t *irq = irq_dispatch_and_lock(inum); |
164 | if (irq) { |
170 | if (irq) { |
165 | /* |
171 | /* |
166 | * The IRQ handler was found. |
172 | * The IRQ handler was found. |
167 | */ |
173 | */ |
168 | 174 | ||
169 | if (irq->preack) { |
175 | if (irq->preack) { |
170 | /* Send EOI before processing the interrupt */ |
176 | /* Send EOI before processing the interrupt */ |
171 | trap_virtual_eoi(); |
177 | trap_virtual_eoi(); |
172 | ack = true; |
178 | ack = true; |
173 | } |
179 | } |
174 | irq->handler(irq, irq->arg); |
180 | irq->handler(irq, irq->arg); |
175 | spinlock_unlock(&irq->lock); |
181 | spinlock_unlock(&irq->lock); |
176 | } else { |
182 | } else { |
177 | /* |
183 | /* |
178 | * Spurious interrupt. |
184 | * Spurious interrupt. |
179 | */ |
185 | */ |
180 | #ifdef CONFIG_DEBUG |
186 | #ifdef CONFIG_DEBUG |
181 | printf("cpu%d: spurious interrupt (inum=%d)\n", CPU->id, inum); |
187 | printf("cpu%d: spurious interrupt (inum=%d)\n", CPU->id, inum); |
182 | #endif |
188 | #endif |
183 | } |
189 | } |
184 | 190 | ||
185 | if (!ack) |
191 | if (!ack) |
186 | trap_virtual_eoi(); |
192 | trap_virtual_eoi(); |
187 | } |
193 | } |
188 | 194 | ||
189 | void interrupt_init(void) |
195 | void interrupt_init(void) |
190 | { |
196 | { |
191 | int i; |
197 | int i; |
192 | 198 | ||
193 | for (i = 0; i < IVT_ITEMS; i++) |
199 | for (i = 0; i < IVT_ITEMS; i++) |
194 | exc_register(i, "null", (iroutine) null_interrupt); |
200 | exc_register(i, "null", (iroutine) null_interrupt); |
195 | 201 | ||
196 | for (i = 0; i < IRQ_COUNT; i++) { |
202 | for (i = 0; i < IRQ_COUNT; i++) { |
197 | if ((i != IRQ_PIC_SPUR) && (i != IRQ_PIC1)) |
203 | if ((i != IRQ_PIC_SPUR) && (i != IRQ_PIC1)) |
198 | exc_register(IVT_IRQBASE + i, "irq", (iroutine) irq_interrupt); |
204 | exc_register(IVT_IRQBASE + i, "irq", |
- | 205 | (iroutine) irq_interrupt); |
|
199 | } |
206 | } |
200 | 207 | ||
201 | exc_register(7, "nm_fault", (iroutine) nm_fault); |
208 | exc_register(7, "nm_fault", (iroutine) nm_fault); |
202 | exc_register(12, "ss_fault", (iroutine) ss_fault); |
209 | exc_register(12, "ss_fault", (iroutine) ss_fault); |
203 | exc_register(13, "gp_fault", (iroutine) gp_fault); |
210 | exc_register(13, "gp_fault", (iroutine) gp_fault); |
204 | exc_register(14, "ident_mapper", (iroutine) ident_page_fault); |
211 | exc_register(14, "ident_mapper", (iroutine) ident_page_fault); |
205 | 212 | ||
206 | #ifdef CONFIG_SMP |
213 | #ifdef CONFIG_SMP |
207 | exc_register(VECTOR_TLB_SHOOTDOWN_IPI, "tlb_shootdown", (iroutine) tlb_shootdown_ipi); |
214 | exc_register(VECTOR_TLB_SHOOTDOWN_IPI, "tlb_shootdown", |
- | 215 | (iroutine) tlb_shootdown_ipi); |
|
208 | #endif |
216 | #endif |
209 | } |
217 | } |
210 | 218 | ||
211 | void trap_virtual_enable_irqs(uint16_t irqmask) |
219 | void trap_virtual_enable_irqs(uint16_t irqmask) |
212 | { |
220 | { |
213 | if (enable_irqs_function) |
221 | if (enable_irqs_function) |
214 | enable_irqs_function(irqmask); |
222 | enable_irqs_function(irqmask); |
215 | else |
223 | else |
216 | panic("no enable_irqs_function\n"); |
224 | panic("no enable_irqs_function\n"); |
217 | } |
225 | } |
218 | 226 | ||
219 | void trap_virtual_disable_irqs(uint16_t irqmask) |
227 | void trap_virtual_disable_irqs(uint16_t irqmask) |
220 | { |
228 | { |
221 | if (disable_irqs_function) |
229 | if (disable_irqs_function) |
222 | disable_irqs_function(irqmask); |
230 | disable_irqs_function(irqmask); |
223 | else |
231 | else |
224 | panic("no disable_irqs_function\n"); |
232 | panic("no disable_irqs_function\n"); |
225 | } |
233 | } |
226 | 234 | ||
227 | /** @} |
235 | /** @} |
228 | */ |
236 | */ |
229 | 237 |