Rev 4148 | Go to most recent revision | Only display areas with differences | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 4148 | Rev 4251 | ||
---|---|---|---|
1 | /* |
1 | /* |
2 | * Copyright (c) 2005 Ondrej Palkovsky |
2 | * Copyright (c) 2005 Ondrej Palkovsky |
3 | * All rights reserved. |
3 | * All rights reserved. |
4 | * |
4 | * |
5 | * Redistribution and use in source and binary forms, with or without |
5 | * Redistribution and use in source and binary forms, with or without |
6 | * modification, are permitted provided that the following conditions |
6 | * modification, are permitted provided that the following conditions |
7 | * are met: |
7 | * are met: |
8 | * |
8 | * |
9 | * - Redistributions of source code must retain the above copyright |
9 | * - Redistributions of source code must retain the above copyright |
10 | * notice, this list of conditions and the following disclaimer. |
10 | * notice, this list of conditions and the following disclaimer. |
11 | * - Redistributions in binary form must reproduce the above copyright |
11 | * - Redistributions in binary form must reproduce the above copyright |
12 | * notice, this list of conditions and the following disclaimer in the |
12 | * notice, this list of conditions and the following disclaimer in the |
13 | * documentation and/or other materials provided with the distribution. |
13 | * documentation and/or other materials provided with the distribution. |
14 | * - The name of the author may not be used to endorse or promote products |
14 | * - The name of the author may not be used to endorse or promote products |
15 | * derived from this software without specific prior written permission. |
15 | * derived from this software without specific prior written permission. |
16 | * |
16 | * |
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
27 | */ |
27 | */ |
28 | 28 | ||
29 | /** @addtogroup amd64 |
29 | /** @addtogroup amd64 |
30 | * @{ |
30 | * @{ |
31 | */ |
31 | */ |
32 | /** @file |
32 | /** @file |
33 | */ |
33 | */ |
34 | 34 | ||
35 | #include <arch.h> |
35 | #include <arch.h> |
36 | 36 | ||
37 | #include <arch/types.h> |
37 | #include <arch/types.h> |
38 | 38 | ||
39 | #include <config.h> |
39 | #include <config.h> |
40 | 40 | ||
41 | #include <proc/thread.h> |
41 | #include <proc/thread.h> |
42 | #include <genarch/multiboot/multiboot.h> |
42 | #include <genarch/multiboot/multiboot.h> |
43 | #include <genarch/drivers/legacy/ia32/io.h> |
43 | #include <genarch/drivers/legacy/ia32/io.h> |
44 | #include <genarch/drivers/ega/ega.h> |
44 | #include <genarch/drivers/ega/ega.h> |
45 | #include <arch/drivers/vesa.h> |
45 | #include <arch/drivers/vesa.h> |
46 | #include <genarch/drivers/i8042/i8042.h> |
46 | #include <genarch/drivers/i8042/i8042.h> |
47 | #include <genarch/kbrd/kbrd.h> |
47 | #include <genarch/kbrd/kbrd.h> |
48 | #include <arch/drivers/i8254.h> |
48 | #include <arch/drivers/i8254.h> |
49 | #include <arch/drivers/i8259.h> |
49 | #include <arch/drivers/i8259.h> |
50 | #include <arch/boot/boot.h> |
50 | #include <arch/boot/boot.h> |
51 | 51 | ||
52 | #ifdef CONFIG_SMP |
52 | #ifdef CONFIG_SMP |
53 | #include <arch/smp/apic.h> |
53 | #include <arch/smp/apic.h> |
54 | #endif |
54 | #endif |
55 | 55 | ||
56 | #include <arch/bios/bios.h> |
56 | #include <arch/bios/bios.h> |
57 | #include <arch/cpu.h> |
57 | #include <arch/cpu.h> |
58 | #include <print.h> |
58 | #include <print.h> |
59 | #include <arch/cpuid.h> |
59 | #include <arch/cpuid.h> |
60 | #include <genarch/acpi/acpi.h> |
60 | #include <genarch/acpi/acpi.h> |
61 | #include <panic.h> |
61 | #include <panic.h> |
62 | #include <interrupt.h> |
62 | #include <interrupt.h> |
63 | #include <arch/syscall.h> |
63 | #include <arch/syscall.h> |
64 | #include <arch/debugger.h> |
64 | #include <arch/debugger.h> |
65 | #include <syscall/syscall.h> |
65 | #include <syscall/syscall.h> |
66 | #include <console/console.h> |
66 | #include <console/console.h> |
67 | #include <ddi/irq.h> |
67 | #include <ddi/irq.h> |
68 | #include <sysinfo/sysinfo.h> |
68 | #include <sysinfo/sysinfo.h> |
69 | 69 | ||
70 | /** Disable I/O on non-privileged levels |
70 | /** Disable I/O on non-privileged levels |
71 | * |
71 | * |
72 | * Clean IOPL(12,13) and NT(14) flags in EFLAGS register |
72 | * Clean IOPL(12,13) and NT(14) flags in EFLAGS register |
73 | */ |
73 | */ |
74 | static void clean_IOPL_NT_flags(void) |
74 | static void clean_IOPL_NT_flags(void) |
75 | { |
75 | { |
76 | asm volatile ( |
76 | asm volatile ( |
77 | "pushfq\n" |
77 | "pushfq\n" |
78 | "pop %%rax\n" |
78 | "pop %%rax\n" |
79 | "and $~(0x7000), %%rax\n" |
79 | "and $~(0x7000), %%rax\n" |
80 | "pushq %%rax\n" |
80 | "pushq %%rax\n" |
81 | "popfq\n" |
81 | "popfq\n" |
82 | ::: "%rax" |
82 | ::: "%rax" |
83 | ); |
83 | ); |
84 | } |
84 | } |
85 | 85 | ||
86 | /** Disable alignment check |
86 | /** Disable alignment check |
87 | * |
87 | * |
88 | * Clean AM(18) flag in CR0 register |
88 | * Clean AM(18) flag in CR0 register |
89 | */ |
89 | */ |
90 | static void clean_AM_flag(void) |
90 | static void clean_AM_flag(void) |
91 | { |
91 | { |
92 | asm volatile ( |
92 | asm volatile ( |
93 | "mov %%cr0, %%rax\n" |
93 | "mov %%cr0, %%rax\n" |
94 | "and $~(0x40000), %%rax\n" |
94 | "and $~(0x40000), %%rax\n" |
95 | "mov %%rax, %%cr0\n" |
95 | "mov %%rax, %%cr0\n" |
96 | ::: "%rax" |
96 | ::: "%rax" |
97 | ); |
97 | ); |
98 | } |
98 | } |
99 | 99 | ||
100 | /** Perform amd64-specific initialization before main_bsp() is called. |
100 | /** Perform amd64-specific initialization before main_bsp() is called. |
101 | * |
101 | * |
102 | * @param signature Should contain the multiboot signature. |
102 | * @param signature Should contain the multiboot signature. |
103 | * @param mi Pointer to the multiboot information structure. |
103 | * @param mi Pointer to the multiboot information structure. |
104 | */ |
104 | */ |
105 | void arch_pre_main(uint32_t signature, const multiboot_info_t *mi) |
105 | void arch_pre_main(uint32_t signature, const multiboot_info_t *mi) |
106 | { |
106 | { |
107 | /* Parse multiboot information obtained from the bootloader. */ |
107 | /* Parse multiboot information obtained from the bootloader. */ |
108 | multiboot_info_parse(signature, mi); |
108 | multiboot_info_parse(signature, mi); |
109 | 109 | ||
110 | #ifdef CONFIG_SMP |
110 | #ifdef CONFIG_SMP |
111 | /* Copy AP bootstrap routines below 1 MB. */ |
111 | /* Copy AP bootstrap routines below 1 MB. */ |
112 | memcpy((void *) AP_BOOT_OFFSET, (void *) BOOT_OFFSET, |
112 | memcpy((void *) AP_BOOT_OFFSET, (void *) BOOT_OFFSET, |
113 | (size_t) &_hardcoded_unmapped_size); |
113 | (size_t) &_hardcoded_unmapped_size); |
114 | #endif |
114 | #endif |
115 | } |
115 | } |
116 | 116 | ||
117 | void arch_pre_mm_init(void) |
117 | void arch_pre_mm_init(void) |
118 | { |
118 | { |
119 | /* Enable no-execute pages */ |
119 | /* Enable no-execute pages */ |
120 | set_efer_flag(AMD_NXE_FLAG); |
120 | set_efer_flag(AMD_NXE_FLAG); |
121 | /* Enable FPU */ |
121 | /* Enable FPU */ |
122 | cpu_setup_fpu(); |
122 | cpu_setup_fpu(); |
123 | 123 | ||
124 | /* Initialize segmentation */ |
124 | /* Initialize segmentation */ |
125 | pm_init(); |
125 | pm_init(); |
126 | 126 | ||
127 | /* Disable I/O on nonprivileged levels |
127 | /* Disable I/O on nonprivileged levels |
128 | * clear the NT (nested-thread) flag |
128 | * clear the NT (nested-thread) flag |
129 | */ |
129 | */ |
130 | clean_IOPL_NT_flags(); |
130 | clean_IOPL_NT_flags(); |
131 | /* Disable alignment check */ |
131 | /* Disable alignment check */ |
132 | clean_AM_flag(); |
132 | clean_AM_flag(); |
133 | 133 | ||
134 | if (config.cpu_active == 1) { |
134 | if (config.cpu_active == 1) { |
135 | interrupt_init(); |
135 | interrupt_init(); |
136 | bios_init(); |
136 | bios_init(); |
137 | 137 | ||
138 | /* PIC */ |
138 | /* PIC */ |
139 | i8259_init(); |
139 | i8259_init(); |
140 | } |
140 | } |
141 | } |
141 | } |
142 | 142 | ||
143 | 143 | ||
144 | void arch_post_mm_init(void) |
144 | void arch_post_mm_init(void) |
145 | { |
145 | { |
146 | if (config.cpu_active == 1) { |
146 | if (config.cpu_active == 1) { |
147 | /* Initialize IRQ routing */ |
147 | /* Initialize IRQ routing */ |
148 | irq_init(IRQ_COUNT, IRQ_COUNT); |
148 | irq_init(IRQ_COUNT, IRQ_COUNT); |
149 | 149 | ||
150 | /* hard clock */ |
150 | /* hard clock */ |
151 | i8254_init(); |
151 | i8254_init(); |
152 | 152 | ||
153 | #ifdef CONFIG_FB |
153 | #ifdef CONFIG_FB |
154 | if (vesa_present()) |
154 | if (vesa_present()) |
155 | vesa_init(); |
155 | vesa_init(); |
156 | else |
156 | else |
157 | #endif |
157 | #endif |
158 | #ifdef CONFIG_EGA |
158 | #ifdef CONFIG_EGA |
159 | ega_init(EGA_BASE, EGA_VIDEORAM); /* video */ |
159 | ega_init(EGA_BASE, EGA_VIDEORAM); /* video */ |
160 | #else |
160 | #else |
161 | {} |
161 | {} |
162 | #endif |
162 | #endif |
163 | 163 | ||
164 | /* Enable debugger */ |
164 | /* Enable debugger */ |
165 | debugger_init(); |
165 | debugger_init(); |
166 | /* Merge all memory zones to 1 big zone */ |
166 | /* Merge all memory zones to 1 big zone */ |
167 | zone_merge_all(); |
167 | zone_merge_all(); |
168 | } |
168 | } |
169 | 169 | ||
170 | /* Setup fast SYSCALL/SYSRET */ |
170 | /* Setup fast SYSCALL/SYSRET */ |
171 | syscall_setup_cpu(); |
171 | syscall_setup_cpu(); |
172 | } |
172 | } |
173 | 173 | ||
174 | void arch_post_cpu_init() |
174 | void arch_post_cpu_init() |
175 | { |
175 | { |
176 | #ifdef CONFIG_SMP |
176 | #ifdef CONFIG_SMP |
177 | if (config.cpu_active > 1) { |
177 | if (config.cpu_active > 1) { |
178 | l_apic_init(); |
178 | l_apic_init(); |
179 | l_apic_debug(); |
179 | l_apic_debug(); |
180 | } |
180 | } |
181 | #endif |
181 | #endif |
182 | } |
182 | } |
183 | 183 | ||
184 | void arch_pre_smp_init(void) |
184 | void arch_pre_smp_init(void) |
185 | { |
185 | { |
186 | if (config.cpu_active == 1) { |
186 | if (config.cpu_active == 1) { |
187 | #ifdef CONFIG_SMP |
187 | #ifdef CONFIG_SMP |
188 | acpi_init(); |
188 | acpi_init(); |
189 | #endif /* CONFIG_SMP */ |
189 | #endif /* CONFIG_SMP */ |
190 | } |
190 | } |
191 | } |
191 | } |
192 | 192 | ||
193 | void arch_post_smp_init(void) |
193 | void arch_post_smp_init(void) |
194 | { |
194 | { |
195 | #ifdef CONFIG_PC_KBD |
195 | #ifdef CONFIG_PC_KBD |
196 | /* |
196 | /* |
197 | * Initialize the i8042 controller. Then initialize the keyboard |
197 | * Initialize the i8042 controller. Then initialize the keyboard |
198 | * module and connect it to i8042. Enable keyboard interrupts. |
198 | * module and connect it to i8042. Enable keyboard interrupts. |
199 | */ |
199 | */ |
200 | indev_t *kbrdin = i8042_init((i8042_t *) I8042_BASE, IRQ_KBD); |
200 | indev_t *kbrdin = i8042_init((i8042_t *) I8042_BASE, IRQ_KBD); |
201 | if (kbrdin) { |
201 | if (kbrdin) { |
202 | kbrd_init(kbrdin); |
202 | kbrd_init(kbrdin); |
203 | trap_virtual_enable_irqs(1 << IRQ_KBD); |
203 | trap_virtual_enable_irqs(1 << IRQ_KBD); |
204 | } |
204 | } |
205 | 205 | ||
206 | /* |
206 | /* |
207 | * This is the necessary evil until the userspace driver is entirely |
207 | * This is the necessary evil until the userspace driver is entirely |
208 | * self-sufficient. |
208 | * self-sufficient. |
209 | */ |
209 | */ |
210 | sysinfo_set_item_val("kbd", NULL, true); |
210 | sysinfo_set_item_val("kbd", NULL, true); |
211 | sysinfo_set_item_val("kbd.inr", NULL, IRQ_KBD); |
211 | sysinfo_set_item_val("kbd.inr", NULL, IRQ_KBD); |
212 | sysinfo_set_item_val("kbd.address.physical", NULL, |
212 | sysinfo_set_item_val("kbd.address.physical", NULL, |
213 | (uintptr_t) I8042_BASE); |
213 | (uintptr_t) I8042_BASE); |
214 | sysinfo_set_item_val("kbd.address.kernel", NULL, |
214 | sysinfo_set_item_val("kbd.address.kernel", NULL, |
215 | (uintptr_t) I8042_BASE); |
215 | (uintptr_t) I8042_BASE); |
216 | #endif |
216 | #endif |
217 | } |
217 | } |
218 | 218 | ||
219 | void calibrate_delay_loop(void) |
219 | void calibrate_delay_loop(void) |
220 | { |
220 | { |
221 | i8254_calibrate_delay_loop(); |
221 | i8254_calibrate_delay_loop(); |
222 | if (config.cpu_active == 1) { |
222 | if (config.cpu_active == 1) { |
223 | /* |
223 | /* |
224 | * This has to be done only on UP. |
224 | * This has to be done only on UP. |
225 | * On SMP, i8254 is not used for time keeping and its interrupt pin remains masked. |
225 | * On SMP, i8254 is not used for time keeping and its interrupt pin remains masked. |
226 | */ |
226 | */ |
227 | i8254_normal_operation(); |
227 | i8254_normal_operation(); |
228 | } |
228 | } |
229 | } |
229 | } |
230 | 230 | ||
231 | /** Set thread-local-storage pointer |
231 | /** Set thread-local-storage pointer |
232 | * |
232 | * |
233 | * TLS pointer is set in FS register. Unfortunately the 64-bit |
233 | * TLS pointer is set in FS register. Unfortunately the 64-bit |
234 | * part can be set only in CPL0 mode. |
234 | * part can be set only in CPL0 mode. |
235 | * |
235 | * |
236 | * The specs say, that on %fs:0 there is stored contents of %fs register, |
236 | * The specs say, that on %fs:0 there is stored contents of %fs register, |
237 | * we need not to go to CPL0 to read it. |
237 | * we need not to go to CPL0 to read it. |
238 | */ |
238 | */ |
239 | unative_t sys_tls_set(unative_t addr) |
239 | unative_t sys_tls_set(unative_t addr) |
240 | { |
240 | { |
241 | THREAD->arch.tls = addr; |
241 | THREAD->arch.tls = addr; |
242 | write_msr(AMD_MSR_FS, addr); |
242 | write_msr(AMD_MSR_FS, addr); |
243 | return 0; |
243 | return 0; |
244 | } |
244 | } |
245 | 245 | ||
246 | /** Acquire console back for kernel |
246 | /** Acquire console back for kernel |
247 | * |
247 | * |
248 | */ |
248 | */ |
249 | void arch_grab_console(void) |
249 | void arch_grab_console(void) |
250 | { |
250 | { |
251 | #ifdef CONFIG_FB |
251 | #ifdef CONFIG_FB |
252 | if (vesa_present()) |
252 | if (vesa_present()) |
253 | vesa_redraw(); |
253 | vesa_redraw(); |
254 | else |
254 | else |
255 | #endif |
255 | #endif |
256 | #ifdef CONFIG_EGA |
256 | #ifdef CONFIG_EGA |
257 | ega_redraw(); |
257 | ega_redraw(); |
258 | #else |
258 | #else |
259 | {} |
259 | {} |
260 | #endif |
260 | #endif |
261 | } |
261 | } |
262 | 262 | ||
263 | /** Return console to userspace |
263 | /** Return console to userspace |
264 | * |
264 | * |
265 | */ |
265 | */ |
266 | void arch_release_console(void) |
266 | void arch_release_console(void) |
267 | { |
267 | { |
268 | } |
268 | } |
269 | 269 | ||
270 | /** Construct function pointer |
270 | /** Construct function pointer |
271 | * |
271 | * |
272 | * @param fptr function pointer structure |
272 | * @param fptr function pointer structure |
273 | * @param addr function address |
273 | * @param addr function address |
274 | * @param caller calling function address |
274 | * @param caller calling function address |
275 | * |
275 | * |
276 | * @return address of the function pointer |
276 | * @return address of the function pointer |
277 | * |
277 | * |
278 | */ |
278 | */ |
279 | void *arch_construct_function(fncptr_t *fptr, void *addr, void *caller) |
279 | void *arch_construct_function(fncptr_t *fptr, void *addr, void *caller) |
280 | { |
280 | { |
281 | return addr; |
281 | return addr; |
282 | } |
282 | } |
283 | 283 | ||
- | 284 | void arch_reboot(void) |
|
- | 285 | { |
|
- | 286 | #ifdef CONFIG_PC_KBD |
|
- | 287 | i8042_cpu_reset((i8042_t *) I8042_BASE); |
|
- | 288 | #endif |
|
- | 289 | } |
|
- | 290 | ||
284 | /** @} |
291 | /** @} |
285 | */ |
292 | */ |
286 | 293 |