Rev 1901 | Rev 2079 | Go to most recent revision | Only display areas with differences | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 1901 | Rev 1958 | ||
---|---|---|---|
1 | /* |
1 | /* |
2 | * Copyright (C) 2005 Ondrej Palkovsky |
2 | * Copyright (C) 2005 Ondrej Palkovsky |
3 | * All rights reserved. |
3 | * All rights reserved. |
4 | * |
4 | * |
5 | * Redistribution and use in source and binary forms, with or without |
5 | * Redistribution and use in source and binary forms, with or without |
6 | * modification, are permitted provided that the following conditions |
6 | * modification, are permitted provided that the following conditions |
7 | * are met: |
7 | * are met: |
8 | * |
8 | * |
9 | * - Redistributions of source code must retain the above copyright |
9 | * - Redistributions of source code must retain the above copyright |
10 | * notice, this list of conditions and the following disclaimer. |
10 | * notice, this list of conditions and the following disclaimer. |
11 | * - Redistributions in binary form must reproduce the above copyright |
11 | * - Redistributions in binary form must reproduce the above copyright |
12 | * notice, this list of conditions and the following disclaimer in the |
12 | * notice, this list of conditions and the following disclaimer in the |
13 | * documentation and/or other materials provided with the distribution. |
13 | * documentation and/or other materials provided with the distribution. |
14 | * - The name of the author may not be used to endorse or promote products |
14 | * - The name of the author may not be used to endorse or promote products |
15 | * derived from this software without specific prior written permission. |
15 | * derived from this software without specific prior written permission. |
16 | * |
16 | * |
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
27 | */ |
27 | */ |
28 | 28 | ||
29 | /** @addtogroup amd64 |
29 | /** @addtogroup amd64 |
30 | * @{ |
30 | * @{ |
31 | */ |
31 | */ |
32 | /** @file |
32 | /** @file |
33 | */ |
33 | */ |
34 | 34 | ||
35 | #include <arch.h> |
35 | #include <arch.h> |
36 | 36 | ||
37 | #include <arch/types.h> |
37 | #include <arch/types.h> |
38 | 38 | ||
39 | #include <config.h> |
39 | #include <config.h> |
40 | 40 | ||
41 | #include <proc/thread.h> |
41 | #include <proc/thread.h> |
42 | #include <arch/drivers/ega.h> |
42 | #include <arch/drivers/ega.h> |
43 | #include <arch/drivers/vesa.h> |
43 | #include <arch/drivers/vesa.h> |
44 | #include <genarch/kbd/i8042.h> |
44 | #include <genarch/kbd/i8042.h> |
45 | #include <arch/drivers/i8254.h> |
45 | #include <arch/drivers/i8254.h> |
46 | #include <arch/drivers/i8259.h> |
46 | #include <arch/drivers/i8259.h> |
47 | 47 | ||
48 | #ifdef CONFIG_SMP |
48 | #ifdef CONFIG_SMP |
49 | #include <arch/smp/apic.h> |
49 | #include <arch/smp/apic.h> |
50 | #endif |
50 | #endif |
51 | 51 | ||
52 | #include <arch/bios/bios.h> |
52 | #include <arch/bios/bios.h> |
53 | #include <arch/mm/memory_init.h> |
53 | #include <arch/mm/memory_init.h> |
54 | #include <arch/cpu.h> |
54 | #include <arch/cpu.h> |
55 | #include <print.h> |
55 | #include <print.h> |
56 | #include <arch/cpuid.h> |
56 | #include <arch/cpuid.h> |
57 | #include <genarch/acpi/acpi.h> |
57 | #include <genarch/acpi/acpi.h> |
58 | #include <panic.h> |
58 | #include <panic.h> |
59 | #include <interrupt.h> |
59 | #include <interrupt.h> |
60 | #include <arch/syscall.h> |
60 | #include <arch/syscall.h> |
61 | #include <arch/debugger.h> |
61 | #include <arch/debugger.h> |
62 | #include <syscall/syscall.h> |
62 | #include <syscall/syscall.h> |
63 | #include <console/console.h> |
63 | #include <console/console.h> |
- | 64 | #include <ddi/irq.h> |
|
- | 65 | #include <ddi/device.h> |
|
64 | 66 | ||
65 | 67 | ||
66 | /** Disable I/O on non-privileged levels |
68 | /** Disable I/O on non-privileged levels |
67 | * |
69 | * |
68 | * Clean IOPL(12,13) and NT(14) flags in EFLAGS register |
70 | * Clean IOPL(12,13) and NT(14) flags in EFLAGS register |
69 | */ |
71 | */ |
70 | static void clean_IOPL_NT_flags(void) |
72 | static void clean_IOPL_NT_flags(void) |
71 | { |
73 | { |
72 | asm |
74 | asm |
73 | ( |
75 | ( |
74 | "pushfq;" |
76 | "pushfq;" |
75 | "pop %%rax;" |
77 | "pop %%rax;" |
76 | "and $~(0x7000),%%rax;" |
78 | "and $~(0x7000),%%rax;" |
77 | "pushq %%rax;" |
79 | "pushq %%rax;" |
78 | "popfq;" |
80 | "popfq;" |
79 | : |
81 | : |
80 | : |
82 | : |
81 | :"%rax" |
83 | :"%rax" |
82 | ); |
84 | ); |
83 | } |
85 | } |
84 | 86 | ||
85 | /** Disable alignment check |
87 | /** Disable alignment check |
86 | * |
88 | * |
87 | * Clean AM(18) flag in CR0 register |
89 | * Clean AM(18) flag in CR0 register |
88 | */ |
90 | */ |
89 | static void clean_AM_flag(void) |
91 | static void clean_AM_flag(void) |
90 | { |
92 | { |
91 | asm |
93 | asm |
92 | ( |
94 | ( |
93 | "mov %%cr0,%%rax;" |
95 | "mov %%cr0,%%rax;" |
94 | "and $~(0x40000),%%rax;" |
96 | "and $~(0x40000),%%rax;" |
95 | "mov %%rax,%%cr0;" |
97 | "mov %%rax,%%cr0;" |
96 | : |
98 | : |
97 | : |
99 | : |
98 | :"%rax" |
100 | :"%rax" |
99 | ); |
101 | ); |
100 | } |
102 | } |
101 | 103 | ||
102 | void arch_pre_mm_init(void) |
104 | void arch_pre_mm_init(void) |
103 | { |
105 | { |
104 | struct cpu_info cpuid_s; |
106 | struct cpu_info cpuid_s; |
105 | 107 | ||
106 | cpuid(AMD_CPUID_EXTENDED,&cpuid_s); |
108 | cpuid(AMD_CPUID_EXTENDED,&cpuid_s); |
107 | if (! (cpuid_s.cpuid_edx & (1<<AMD_EXT_NOEXECUTE))) |
109 | if (! (cpuid_s.cpuid_edx & (1<<AMD_EXT_NOEXECUTE))) |
108 | panic("Processor does not support No-execute pages.\n"); |
110 | panic("Processor does not support No-execute pages.\n"); |
109 | 111 | ||
110 | cpuid(INTEL_CPUID_STANDARD,&cpuid_s); |
112 | cpuid(INTEL_CPUID_STANDARD,&cpuid_s); |
111 | if (! (cpuid_s.cpuid_edx & (1<<INTEL_FXSAVE))) |
113 | if (! (cpuid_s.cpuid_edx & (1<<INTEL_FXSAVE))) |
112 | panic("Processor does not support FXSAVE/FXRESTORE.\n"); |
114 | panic("Processor does not support FXSAVE/FXRESTORE.\n"); |
113 | 115 | ||
114 | if (! (cpuid_s.cpuid_edx & (1<<INTEL_SSE2))) |
116 | if (! (cpuid_s.cpuid_edx & (1<<INTEL_SSE2))) |
115 | panic("Processor does not support SSE2 instructions.\n"); |
117 | panic("Processor does not support SSE2 instructions.\n"); |
116 | 118 | ||
117 | /* Enable No-execute pages */ |
119 | /* Enable No-execute pages */ |
118 | set_efer_flag(AMD_NXE_FLAG); |
120 | set_efer_flag(AMD_NXE_FLAG); |
119 | /* Enable FPU */ |
121 | /* Enable FPU */ |
120 | cpu_setup_fpu(); |
122 | cpu_setup_fpu(); |
121 | 123 | ||
122 | /* Initialize segmentation */ |
124 | /* Initialize segmentation */ |
123 | pm_init(); |
125 | pm_init(); |
124 | 126 | ||
125 | /* Disable I/O on nonprivileged levels |
127 | /* Disable I/O on nonprivileged levels |
126 | * clear the NT(nested-thread) flag |
128 | * clear the NT(nested-thread) flag |
127 | */ |
129 | */ |
128 | clean_IOPL_NT_flags(); |
130 | clean_IOPL_NT_flags(); |
129 | /* Disable alignment check */ |
131 | /* Disable alignment check */ |
130 | clean_AM_flag(); |
132 | clean_AM_flag(); |
131 | 133 | ||
132 | if (config.cpu_active == 1) { |
134 | if (config.cpu_active == 1) { |
- | 135 | interrupt_init(); |
|
133 | bios_init(); |
136 | bios_init(); |
134 | i8259_init(); /* PIC */ |
- | |
135 | i8254_init(); /* hard clock */ |
- | |
136 | 137 | ||
137 | #ifdef CONFIG_SMP |
138 | /* PIC */ |
138 | exc_register(VECTOR_TLB_SHOOTDOWN_IPI, "tlb_shootdown", |
- | |
139 | tlb_shootdown_ipi); |
139 | i8259_init(); |
140 | #endif /* CONFIG_SMP */ |
- | |
141 | } |
140 | } |
142 | } |
141 | } |
143 | 142 | ||
144 | void arch_post_mm_init(void) |
143 | void arch_post_mm_init(void) |
145 | { |
144 | { |
146 | if (config.cpu_active == 1) { |
145 | if (config.cpu_active == 1) { |
- | 146 | /* Initialize IRQ routing */ |
|
- | 147 | irq_init(IRQ_COUNT, IRQ_COUNT); |
|
- | 148 | ||
- | 149 | /* hard clock */ |
|
- | 150 | i8254_init(); |
|
- | 151 | ||
147 | #ifdef CONFIG_FB |
152 | #ifdef CONFIG_FB |
148 | if (vesa_present()) |
153 | if (vesa_present()) |
149 | vesa_init(); |
154 | vesa_init(); |
150 | else |
155 | else |
151 | #endif |
156 | #endif |
152 | ega_init(); /* video */ |
157 | ega_init(); /* video */ |
- | 158 | ||
153 | /* Enable debugger */ |
159 | /* Enable debugger */ |
154 | debugger_init(); |
160 | debugger_init(); |
155 | /* Merge all memory zones to 1 big zone */ |
161 | /* Merge all memory zones to 1 big zone */ |
156 | zone_merge_all(); |
162 | zone_merge_all(); |
157 | } |
163 | } |
158 | /* Setup fast SYSCALL/SYSRET */ |
164 | /* Setup fast SYSCALL/SYSRET */ |
159 | syscall_setup_cpu(); |
165 | syscall_setup_cpu(); |
160 | 166 | ||
161 | } |
167 | } |
162 | 168 | ||
163 | void arch_post_cpu_init() |
169 | void arch_post_cpu_init() |
164 | { |
170 | { |
165 | #ifdef CONFIG_SMP |
171 | #ifdef CONFIG_SMP |
166 | if (config.cpu_active > 1) { |
172 | if (config.cpu_active > 1) { |
167 | l_apic_init(); |
173 | l_apic_init(); |
168 | l_apic_debug(); |
174 | l_apic_debug(); |
169 | } |
175 | } |
170 | #endif |
176 | #endif |
171 | } |
177 | } |
172 | 178 | ||
173 | void arch_pre_smp_init(void) |
179 | void arch_pre_smp_init(void) |
174 | { |
180 | { |
175 | if (config.cpu_active == 1) { |
181 | if (config.cpu_active == 1) { |
176 | memory_print_map(); |
182 | memory_print_map(); |
177 | 183 | ||
178 | #ifdef CONFIG_SMP |
184 | #ifdef CONFIG_SMP |
179 | acpi_init(); |
185 | acpi_init(); |
180 | #endif /* CONFIG_SMP */ |
186 | #endif /* CONFIG_SMP */ |
181 | } |
187 | } |
182 | } |
188 | } |
183 | 189 | ||
184 | void arch_post_smp_init(void) |
190 | void arch_post_smp_init(void) |
185 | { |
191 | { |
186 | i8042_init(); /* keyboard controller */ |
192 | /* keyboard controller */ |
- | 193 | i8042_init(device_assign_devno(), IRQ_KBD, device_assign_devno(), IRQ_MOUSE); |
|
187 | } |
194 | } |
188 | 195 | ||
189 | void calibrate_delay_loop(void) |
196 | void calibrate_delay_loop(void) |
190 | { |
197 | { |
191 | i8254_calibrate_delay_loop(); |
198 | i8254_calibrate_delay_loop(); |
- | 199 | if (config.cpu_active == 1) { |
|
- | 200 | /* |
|
- | 201 | * This has to be done only on UP. |
|
- | 202 | * On SMP, i8254 is not used for time keeping and its interrupt pin remains masked. |
|
- | 203 | */ |
|
192 | i8254_normal_operation(); |
204 | i8254_normal_operation(); |
- | 205 | } |
|
193 | } |
206 | } |
194 | 207 | ||
195 | /** Set thread-local-storage pointer |
208 | /** Set thread-local-storage pointer |
196 | * |
209 | * |
197 | * TLS pointer is set in FS register. Unfortunately the 64-bit |
210 | * TLS pointer is set in FS register. Unfortunately the 64-bit |
198 | * part can be set only in CPL0 mode. |
211 | * part can be set only in CPL0 mode. |
199 | * |
212 | * |
200 | * The specs say, that on %fs:0 there is stored contents of %fs register, |
213 | * The specs say, that on %fs:0 there is stored contents of %fs register, |
201 | * we need not to go to CPL0 to read it. |
214 | * we need not to go to CPL0 to read it. |
202 | */ |
215 | */ |
203 | unative_t sys_tls_set(unative_t addr) |
216 | unative_t sys_tls_set(unative_t addr) |
204 | { |
217 | { |
205 | THREAD->arch.tls = addr; |
218 | THREAD->arch.tls = addr; |
206 | write_msr(AMD_MSR_FS, addr); |
219 | write_msr(AMD_MSR_FS, addr); |
207 | return 0; |
220 | return 0; |
208 | } |
221 | } |
209 | 222 | ||
210 | /** Acquire console back for kernel |
223 | /** Acquire console back for kernel |
211 | * |
224 | * |
212 | */ |
225 | */ |
213 | void arch_grab_console(void) |
226 | void arch_grab_console(void) |
214 | { |
227 | { |
215 | i8042_grab(); |
228 | i8042_grab(); |
216 | } |
229 | } |
217 | /** Return console to userspace |
230 | /** Return console to userspace |
218 | * |
231 | * |
219 | */ |
232 | */ |
220 | void arch_release_console(void) |
233 | void arch_release_console(void) |
221 | { |
234 | { |
222 | i8042_release(); |
235 | i8042_release(); |
223 | } |
236 | } |
224 | 237 | ||
225 | /** @} |
238 | /** @} |
226 | */ |
239 | */ |
227 | 240 |