Rev 4117 | Only display areas with differences | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 4117 | Rev 4687 | ||
---|---|---|---|
1 | /* |
1 | /* |
2 | * Copyright (c) 2007 Pavel Jancik, Michal Kebrt |
2 | * Copyright (c) 2007 Pavel Jancik, Michal Kebrt |
3 | * All rights reserved. |
3 | * All rights reserved. |
4 | * |
4 | * |
5 | * Redistribution and use in source and binary forms, with or without |
5 | * Redistribution and use in source and binary forms, with or without |
6 | * modification, are permitted provided that the following conditions |
6 | * modification, are permitted provided that the following conditions |
7 | * are met: |
7 | * are met: |
8 | * |
8 | * |
9 | * - Redistributions of source code must retain the above copyright |
9 | * - Redistributions of source code must retain the above copyright |
10 | * notice, this list of conditions and the following disclaimer. |
10 | * notice, this list of conditions and the following disclaimer. |
11 | * - Redistributions in binary form must reproduce the above copyright |
11 | * - Redistributions in binary form must reproduce the above copyright |
12 | * notice, this list of conditions and the following disclaimer in the |
12 | * notice, this list of conditions and the following disclaimer in the |
13 | * documentation and/or other materials provided with the distribution. |
13 | * documentation and/or other materials provided with the distribution. |
14 | * - The name of the author may not be used to endorse or promote products |
14 | * - The name of the author may not be used to endorse or promote products |
15 | * derived from this software without specific prior written permission. |
15 | * derived from this software without specific prior written permission. |
16 | * |
16 | * |
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
17 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
18 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
19 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
20 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
21 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
22 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
23 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
24 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
25 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
26 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
27 | */ |
27 | */ |
28 | 28 | ||
29 | /** @addtogroup arm32mm |
29 | /** @addtogroup arm32mm |
30 | * @{ |
30 | * @{ |
31 | */ |
31 | */ |
32 | /** @file |
32 | /** @file |
33 | * @brief Page fault related functions. |
33 | * @brief Page fault related functions. |
34 | */ |
34 | */ |
35 | #include <panic.h> |
35 | #include <panic.h> |
36 | #include <arch/exception.h> |
36 | #include <arch/exception.h> |
37 | #include <arch/mm/page_fault.h> |
37 | #include <arch/mm/page_fault.h> |
38 | #include <mm/as.h> |
38 | #include <mm/as.h> |
39 | #include <genarch/mm/page_pt.h> |
39 | #include <genarch/mm/page_pt.h> |
40 | #include <arch.h> |
40 | #include <arch.h> |
41 | #include <interrupt.h> |
41 | #include <interrupt.h> |
42 | #include <print.h> |
42 | #include <print.h> |
43 | 43 | ||
44 | /** Returns value stored in fault status register. |
44 | /** Returns value stored in fault status register. |
45 | * |
45 | * |
46 | * @return Value stored in CP15 fault status register (FSR). |
46 | * @return Value stored in CP15 fault status register (FSR). |
47 | */ |
47 | */ |
48 | static inline fault_status_t read_fault_status_register(void) |
48 | static inline fault_status_t read_fault_status_register(void) |
49 | { |
49 | { |
50 | fault_status_union_t fsu; |
50 | fault_status_union_t fsu; |
51 | 51 | ||
52 | /* fault status is stored in CP15 register 5 */ |
52 | /* fault status is stored in CP15 register 5 */ |
53 | asm volatile ( |
53 | asm volatile ( |
54 | "mrc p15, 0, %[dummy], c5, c0, 0" |
54 | "mrc p15, 0, %[dummy], c5, c0, 0" |
55 | : [dummy] "=r" (fsu.dummy) |
55 | : [dummy] "=r" (fsu.dummy) |
56 | ); |
56 | ); |
57 | 57 | ||
58 | return fsu.fs; |
58 | return fsu.fs; |
59 | } |
59 | } |
60 | 60 | ||
61 | /** Returns FAR (fault address register) content. |
61 | /** Returns FAR (fault address register) content. |
62 | * |
62 | * |
63 | * @return FAR (fault address register) content (address that caused a page |
63 | * @return FAR (fault address register) content (address that caused a page |
64 | * fault) |
64 | * fault) |
65 | */ |
65 | */ |
66 | static inline uintptr_t read_fault_address_register(void) |
66 | static inline uintptr_t read_fault_address_register(void) |
67 | { |
67 | { |
68 | uintptr_t ret; |
68 | uintptr_t ret; |
69 | 69 | ||
70 | /* fault adress is stored in CP15 register 6 */ |
70 | /* fault adress is stored in CP15 register 6 */ |
71 | asm volatile ( |
71 | asm volatile ( |
72 | "mrc p15, 0, %[ret], c6, c0, 0" |
72 | "mrc p15, 0, %[ret], c6, c0, 0" |
73 | : [ret] "=r" (ret) |
73 | : [ret] "=r" (ret) |
74 | ); |
74 | ); |
75 | 75 | ||
76 | return ret; |
76 | return ret; |
77 | } |
77 | } |
78 | 78 | ||
79 | /** Decides whether the instruction is load/store or not. |
79 | /** Decides whether the instruction is load/store or not. |
80 | * |
80 | * |
81 | * @param instr Instruction |
81 | * @param instr Instruction |
82 | * |
82 | * |
83 | * @return true when instruction is load/store, false otherwise |
83 | * @return true when instruction is load/store, false otherwise |
84 | * |
84 | * |
85 | */ |
85 | */ |
86 | static inline bool is_load_store_instruction(instruction_t instr) |
86 | static inline bool is_load_store_instruction(instruction_t instr) |
87 | { |
87 | { |
88 | /* load store immediate offset */ |
88 | /* load store immediate offset */ |
89 | if (instr.type == 0x2) |
89 | if (instr.type == 0x2) |
90 | return true; |
90 | return true; |
91 | 91 | ||
92 | /* load store register offset */ |
92 | /* load store register offset */ |
93 | if ((instr.type == 0x3) && (instr.bit4 == 0)) |
93 | if ((instr.type == 0x3) && (instr.bit4 == 0)) |
94 | return true; |
94 | return true; |
95 | 95 | ||
96 | /* load store multiple */ |
96 | /* load store multiple */ |
97 | if (instr.type == 0x4) |
97 | if (instr.type == 0x4) |
98 | return true; |
98 | return true; |
99 | 99 | ||
100 | /* oprocessor load/store */ |
100 | /* oprocessor load/store */ |
101 | if (instr.type == 0x6) |
101 | if (instr.type == 0x6) |
102 | return true; |
102 | return true; |
103 | 103 | ||
104 | return false; |
104 | return false; |
105 | } |
105 | } |
106 | 106 | ||
107 | /** Decides whether the instruction is swap or not. |
107 | /** Decides whether the instruction is swap or not. |
108 | * |
108 | * |
109 | * @param instr Instruction |
109 | * @param instr Instruction |
110 | * |
110 | * |
111 | * @return true when instruction is swap, false otherwise |
111 | * @return true when instruction is swap, false otherwise |
112 | */ |
112 | */ |
113 | static inline bool is_swap_instruction(instruction_t instr) |
113 | static inline bool is_swap_instruction(instruction_t instr) |
114 | { |
114 | { |
115 | /* swap, swapb instruction */ |
115 | /* swap, swapb instruction */ |
116 | if ((instr.type == 0x0) && |
116 | if ((instr.type == 0x0) && |
117 | ((instr.opcode == 0x8) || (instr.opcode == 0xa)) && |
117 | ((instr.opcode == 0x8) || (instr.opcode == 0xa)) && |
118 | (instr.access == 0x0) && (instr.bits567 == 0x4) && (instr.bit4 == 1)) |
118 | (instr.access == 0x0) && (instr.bits567 == 0x4) && (instr.bit4 == 1)) |
119 | return true; |
119 | return true; |
120 | 120 | ||
121 | return false; |
121 | return false; |
122 | } |
122 | } |
123 | 123 | ||
124 | /** Decides whether read or write into memory is requested. |
124 | /** Decides whether read or write into memory is requested. |
125 | * |
125 | * |
126 | * @param instr_addr Address of instruction which tries to access memory. |
126 | * @param instr_addr Address of instruction which tries to access memory. |
127 | * @param badvaddr Virtual address the instruction tries to access. |
127 | * @param badvaddr Virtual address the instruction tries to access. |
128 | * |
128 | * |
129 | * @return Type of access into memory, PF_ACCESS_EXEC if no memory access is |
129 | * @return Type of access into memory, PF_ACCESS_EXEC if no memory access is |
130 | * requested. |
130 | * requested. |
131 | */ |
131 | */ |
132 | static pf_access_t get_memory_access_type(uint32_t instr_addr, |
132 | static pf_access_t get_memory_access_type(uint32_t instr_addr, |
133 | uintptr_t badvaddr) |
133 | uintptr_t badvaddr) |
134 | { |
134 | { |
135 | instruction_union_t instr_union; |
135 | instruction_union_t instr_union; |
136 | instr_union.pc = instr_addr; |
136 | instr_union.pc = instr_addr; |
137 | 137 | ||
138 | instruction_t instr = *(instr_union.instr); |
138 | instruction_t instr = *(instr_union.instr); |
139 | 139 | ||
140 | /* undefined instructions */ |
140 | /* undefined instructions */ |
141 | if (instr.condition == 0xf) { |
141 | if (instr.condition == 0xf) { |
142 | panic("page_fault - instruction does not access memory " |
142 | panic("page_fault - instruction does not access memory " |
143 | "(instr_code: %x, badvaddr:%x).", instr, badvaddr); |
143 | "(instr_code: %x, badvaddr:%x).", instr, badvaddr); |
144 | return PF_ACCESS_EXEC; |
144 | return PF_ACCESS_EXEC; |
145 | } |
145 | } |
146 | 146 | ||
147 | /* load store instructions */ |
147 | /* load store instructions */ |
148 | if (is_load_store_instruction(instr)) { |
148 | if (is_load_store_instruction(instr)) { |
149 | if (instr.access == 1) { |
149 | if (instr.access == 1) { |
150 | return PF_ACCESS_READ; |
150 | return PF_ACCESS_READ; |
151 | } else { |
151 | } else { |
152 | return PF_ACCESS_WRITE; |
152 | return PF_ACCESS_WRITE; |
153 | } |
153 | } |
154 | } |
154 | } |
155 | 155 | ||
156 | /* swap, swpb instruction */ |
156 | /* swap, swpb instruction */ |
157 | if (is_swap_instruction(instr)) { |
157 | if (is_swap_instruction(instr)) { |
158 | return PF_ACCESS_WRITE; |
158 | return PF_ACCESS_WRITE; |
159 | } |
159 | } |
160 | 160 | ||
161 | panic("page_fault - instruction doesn't access memory " |
161 | panic("page_fault - instruction doesn't access memory " |
162 | "(instr_code: %x, badvaddr:%x).", instr, badvaddr); |
162 | "(instr_code: %x, badvaddr:%x).", instr, badvaddr); |
163 | 163 | ||
164 | return PF_ACCESS_EXEC; |
164 | return PF_ACCESS_EXEC; |
165 | } |
165 | } |
166 | 166 | ||
167 | /** Handles "data abort" exception (load or store at invalid address). |
167 | /** Handles "data abort" exception (load or store at invalid address). |
168 | * |
168 | * |
169 | * @param exc_no Exception number. |
169 | * @param exc_no Exception number. |
170 | * @param istate CPU state when exception occured. |
170 | * @param istate CPU state when exception occured. |
171 | */ |
171 | */ |
172 | void data_abort(int exc_no, istate_t *istate) |
172 | void data_abort(int exc_no, istate_t *istate) |
173 | { |
173 | { |
174 | fault_status_t fsr __attribute__ ((unused)) = |
174 | fault_status_t fsr __attribute__ ((unused)) = |
175 | read_fault_status_register(); |
175 | read_fault_status_register(); |
176 | uintptr_t badvaddr = read_fault_address_register(); |
176 | uintptr_t badvaddr = read_fault_address_register(); |
177 | 177 | ||
178 | pf_access_t access = get_memory_access_type(istate->pc, badvaddr); |
178 | pf_access_t access = get_memory_access_type(istate->pc, badvaddr); |
179 | 179 | ||
180 | int ret = as_page_fault(badvaddr, access, istate); |
180 | int ret = as_page_fault(badvaddr, access, istate); |
181 | 181 | ||
182 | if (ret == AS_PF_FAULT) { |
182 | if (ret == AS_PF_FAULT) { |
183 | print_istate(istate); |
183 | print_istate(istate); |
184 | printf("page fault - pc: %x, va: %x, status: %x(%x), " |
184 | printf("page fault - pc: %x, va: %x, status: %x(%x), " |
185 | "access:%d\n", istate->pc, badvaddr, fsr.status, fsr, |
185 | "access:%d\n", istate->pc, badvaddr, fsr.status, fsr, |
186 | access); |
186 | access); |
187 | 187 | ||
188 | fault_if_from_uspace(istate, "Page fault: %#x.", badvaddr); |
188 | fault_if_from_uspace(istate, "Page fault: %#x.", badvaddr); |
189 | panic("Page fault."); |
189 | panic("Page fault."); |
190 | } |
190 | } |
191 | } |
191 | } |
192 | 192 | ||
193 | /** Handles "prefetch abort" exception (instruction couldn't be executed). |
193 | /** Handles "prefetch abort" exception (instruction couldn't be executed). |
194 | * |
194 | * |
195 | * @param exc_no Exception number. |
195 | * @param exc_no Exception number. |
196 | * @param istate CPU state when exception occured. |
196 | * @param istate CPU state when exception occured. |
197 | */ |
197 | */ |
198 | void prefetch_abort(int exc_no, istate_t *istate) |
198 | void prefetch_abort(int exc_no, istate_t *istate) |
199 | { |
199 | { |
200 | int ret = as_page_fault(istate->pc, PF_ACCESS_EXEC, istate); |
200 | int ret = as_page_fault(istate->pc, PF_ACCESS_EXEC, istate); |
201 | 201 | ||
202 | if (ret == AS_PF_FAULT) { |
202 | if (ret == AS_PF_FAULT) { |
203 | printf("prefetch_abort\n"); |
203 | printf("prefetch_abort\n"); |
204 | print_istate(istate); |
204 | print_istate(istate); |
205 | panic("page fault - prefetch_abort at address: %x.", |
205 | panic("page fault - prefetch_abort at address: %x.", |
206 | istate->pc); |
206 | istate->pc); |
207 | } |
207 | } |
208 | } |
208 | } |
209 | 209 | ||
210 | /** @} |
210 | /** @} |
211 | */ |
211 | */ |
212 | 212 |