Subversion Repositories HelenOS

Rev

Rev 1965 | Only display areas with differences | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed

Rev 1965 Rev 1968
1
/*
1
/*
2
 * Copyright (C) 2001-2004 Jakub Jermar
2
 * Copyright (C) 2001-2004 Jakub Jermar
3
 * All rights reserved.
3
 * All rights reserved.
4
 *
4
 *
5
 * Redistribution and use in source and binary forms, with or without
5
 * Redistribution and use in source and binary forms, with or without
6
 * modification, are permitted provided that the following conditions
6
 * modification, are permitted provided that the following conditions
7
 * are met:
7
 * are met:
8
 *
8
 *
9
 * - Redistributions of source code must retain the above copyright
9
 * - Redistributions of source code must retain the above copyright
10
 *   notice, this list of conditions and the following disclaimer.
10
 *   notice, this list of conditions and the following disclaimer.
11
 * - Redistributions in binary form must reproduce the above copyright
11
 * - Redistributions in binary form must reproduce the above copyright
12
 *   notice, this list of conditions and the following disclaimer in the
12
 *   notice, this list of conditions and the following disclaimer in the
13
 *   documentation and/or other materials provided with the distribution.
13
 *   documentation and/or other materials provided with the distribution.
14
 * - The name of the author may not be used to endorse or promote products
14
 * - The name of the author may not be used to endorse or promote products
15
 *   derived from this software without specific prior written permission.
15
 *   derived from this software without specific prior written permission.
16
 *
16
 *
17
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
17
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
19
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
19
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
20
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
20
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
22
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
22
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
23
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
25
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
 */
27
 */
28
 
28
 
29
#ifndef __ia32_CPUID_H__
29
#ifndef __ia32_CPUID_H__
30
#define __ia32_CPUID_H__
30
#define __ia32_CPUID_H__
31
 
31
 
32
#include <arch/types.h>
32
#include <arch/types.h>
33
 
33
 
34
struct cpu_info {
34
struct cpu_info {
35
    __u32 cpuid_eax;
35
    __u32 cpuid_eax;
36
    __u32 cpuid_ebx;
36
    __u32 cpuid_ebx;
37
    __u32 cpuid_ecx;
37
    __u32 cpuid_ecx;
38
    __u32 cpuid_edx;
38
    __u32 cpuid_edx;
39
} __attribute__ ((packed));
39
} __attribute__ ((packed));
40
 
40
 
41
struct __cpuid_extended_feature_info {
41
struct __cpuid_extended_feature_info {
42
    unsigned sse3 :  1;
42
    unsigned sse3 :  1;
43
    unsigned      : 31;
43
    unsigned      : 31;
44
} __attribute__ ((packed));
44
} __attribute__ ((packed));
45
 
45
 
46
typedef union cpuid_extended_feature_info
46
typedef union cpuid_extended_feature_info
47
{
47
{
48
    struct __cpuid_extended_feature_info bits;
48
    struct __cpuid_extended_feature_info bits;
49
    __u32                                word;
49
    __u32                                word;
50
}cpuid_extended_feature_info;
50
}cpuid_extended_feature_info;
51
 
51
 
52
 
52
 
53
struct __cpuid_feature_info {
53
struct __cpuid_feature_info {
54
    unsigned            : 23;
54
    unsigned            : 23;
55
    unsigned mmx  :  1;
55
    unsigned mmx  :  1;
56
    unsigned fxsr :  1;
56
    unsigned fxsr :  1;
57
    unsigned sse  :  1;
57
    unsigned sse  :  1;
58
    unsigned sse2 :  1;
58
    unsigned sse2 :  1;
59
    unsigned      :  5;
59
    unsigned      :  5;
60
} __attribute__ ((packed));
60
} __attribute__ ((packed));
61
 
61
 
62
typedef union cpuid_feature_info
62
typedef union cpuid_feature_info
63
{
63
{
64
    struct __cpuid_feature_info bits;
64
    struct __cpuid_feature_info bits;
65
    __u32                word       ;
65
    __u32                word       ;
66
}cpuid_feature_info;
66
}cpuid_feature_info;
67
 
67
 
68
 
68
 
69
static inline __u32 has_cpuid(void)
69
static inline __u32 has_cpuid(void)
70
{
70
{
71
    __u32 val, ret;
71
    __u32 val, ret;
72
   
72
   
73
    __asm__ volatile (
73
    __asm__ volatile (
74
        "pushf\n"               /* read flags */
74
        "pushf\n"               /* read flags */
75
        "popl %0\n"
75
        "popl %0\n"
76
        "movl %0, %1\n"
76
        "movl %0, %1\n"
77
       
77
       
78
        "btcl $21, %1\n"        /* swap the ID bit */
78
        "btcl $21, %1\n"        /* swap the ID bit */
79
       
79
       
80
        "pushl %1\n"            /* propagate the change into flags */
80
        "pushl %1\n"            /* propagate the change into flags */
81
        "popf\n"
81
        "popf\n"
82
        "pushf\n"
82
        "pushf\n"
83
        "popl %1\n"
83
        "popl %1\n"
84
       
84
       
85
        "andl $(1 << 21), %0\n" /* interrested only in ID bit */
85
        "andl $(1 << 21), %0\n" /* interrested only in ID bit */
86
        "andl $(1 << 21), %1\n"
86
        "andl $(1 << 21), %1\n"
87
        "xorl %1, %0\n"
87
        "xorl %1, %0\n"
88
        : "=r" (ret), "=r" (val)
88
        : "=r" (ret), "=r" (val)
89
    );
89
    );
90
   
90
   
91
    return ret;
91
    return ret;
92
}
92
}
93
 
93
 
94
static inline void cpuid(__u32 cmd, struct cpu_info *info)
94
static inline void cpuid(__u32 cmd, struct cpu_info *info)
95
{
95
{
96
    __asm__ volatile (
96
    __asm__ volatile (
97
        "movl %4, %%eax\n"
97
        "movl %4, %%eax\n"
98
        "cpuid\n"
98
        "cpuid\n"
99
       
99
       
100
        "movl %%eax, %0\n"
100
        "movl %%eax, %0\n"
101
        "movl %%ebx, %1\n"
101
        "movl %%ebx, %1\n"
102
        "movl %%ecx, %2\n"
102
        "movl %%ecx, %2\n"
103
        "movl %%edx, %3\n"
103
        "movl %%edx, %3\n"
104
        : "=m" (info->cpuid_eax), "=m" (info->cpuid_ebx), "=m" (info->cpuid_ecx), "=m" (info->cpuid_edx)
104
        : "=m" (info->cpuid_eax), "=m" (info->cpuid_ebx), "=m" (info->cpuid_ecx), "=m" (info->cpuid_edx)
105
        : "m" (cmd)
105
        : "m" (cmd)
106
        : "eax", "ebx", "ecx", "edx"
106
        : "eax", "ebx", "ecx", "edx"
107
    );
107
    );
108
}
108
}
109
 
109
 
110
#endif
110
#endif
111
 
111