Rev 501 | Rev 534 | Go to most recent revision | Only display areas with differences | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 501 | Rev 532 | ||
---|---|---|---|
1 | amd64 port |
1 | amd64 port |
2 | ========== |
2 | ========== |
3 | 3 | ||
4 | The fifth port, amd64 port, was originally written by Ondrej Palkovsky. |
4 | The fifth port, amd64 port, was originally written by Ondrej Palkovsky. |
5 | The goal is to support AMD64 and Intel Extended Memory 64 Technology PC's. |
5 | The goal is to support AMD64 and Intel Extended Memory 64 Technology PC's. |
6 | The port makes use of portable parts of ia32. |
6 | The port makes use of portable parts of ia32. |
7 | Both uniprocessors and multiprocessors are supported. |
7 | Both uniprocessors and multiprocessors are supported. |
8 | The kernel runs on real hardware and in simulators too. |
8 | The kernel runs on real hardware and in simulators too. |
9 | 9 | ||
10 | HARDWARE REQUIREMENTS |
10 | HARDWARE REQUIREMENTS |
11 | o AMD64 architecture processor |
11 | o AMD64 architecture processor |
12 | o Intel Extended Memory 64 Technology processor |
12 | o Intel Extended Memory 64 Technology processor |
13 | 13 | ||
14 | CPU |
14 | CPU |
15 | o Intel Xeon with Intel Extended Memory 64 Technology |
15 | o Intel Xeon with Intel Extended Memory 64 Technology |
16 | 16 | ||
17 | SMP COMPATIBILITY |
17 | SMP COMPATIBILITY |
18 | o Bochs 2.2.1 |
18 | o Bochs 2.2.1 |
19 | o 2x-8x AMD64 CPU |
19 | o 2x-8x AMD64 CPU |
20 | o Simics 2.2.19 |
20 | o Simics 2.2.19 |
21 | o 2x-8x AMD hammer CPU |
21 | o 2x-8x AMD hammer CPU |
22 | o HP ProLiant ML350 (HyperThreading) |
22 | o HP ProLiant ML350 (HyperThreading) |
23 | 23 | ||
24 | EMULATORS AND VIRTUALIZERS |
24 | EMULATORS AND VIRTUALIZERS |
25 | o Bochs 2.2.1 |
25 | o Bochs 2.2.1 |
26 | o Simics 2.2.19 |
26 | o Simics 2.2.19 |
27 | 27 |